搜索资源列表
i2c总线的vhdl实现和vxworks的文件系统.rar
- i2c总线的vhdl实现和vxworks的文件系统,i2c bus VHDL realization and VxWorks file system
file_io
- 读写硬盘文件的VHDL仿真例程，该例程能够帮助FPGA设计人员读取硬盘的数据文件输入仿真环境，并且将仿真后的数据存入硬盘-test bench for reading and writing disk files
ddfs
- 直接数字频率合成器，整个工程文件都在，仿真也有，直接就能用。-Direct digital frequency synthesizer, the entire project file are in the simulation is also directly be able to use.
ldpc7_3
- the attached file consists of LDPC code (7,3). this code can be easily implemented on fpga kit(sparten-3)
vhdl
- vhdl file u can use it
keyb
- this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for keyboard interface and it also included a intro.vhdl file required for the startup animation file.-this is a fpga spa
DC_ASSIGN
- counter clock vhdl file for useful to dc compilier
001.File.Joiner.and.Splitter.v4.0.5.0-RedT_nled.z
- test of vhdl 74 code
SRF05
- VHDL: file to manage a sonar SRF05
DWT-VHDL
- 小波变换的VHDL代码，内带正变换逆变换的测试文件。-Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.
ofdm_latest.tar
- it is ofdm modem vhdl file
RamFifoVHDL
- Ram Fifo Core VHDL file
Mux81a
- 8选1数据选择器 VHDL文件 数电很有用的-8 to 1 Data Selector VHDL file useful for digital circuits
crc
- 本代码是CRC循环冗余校验实例，包含顶层原理图文件，十分直观-The CRC is cyclic redundancy check code examples, including the top-level schematic file, very intuitive
sin_cos_ROM.vhdl
- FPGA内部sin_ROM.VHDL和COS_ROM.VHDL文件-FPGA internal sin_ROM.VHDL and COS_ROM.VHDL file
RC6-block-cipher-using-VHDL
- VHDL implementation of RC6 encryption algorithm Test file represent applying all zero input and all zero key note that result is correct but bytes positions are swapped
HASH-code-implementation-using-VHDL
- implementation for Secure Hash Algorithm 1 SHA-1 in vhdl language contain no test file.
vhdl-ad9910
- ad9910 DDS板 VHDL源代码，在Cyclone II FPGA上调试通过，主要文件说明： Filename Function ----------------------------------------------------- dds_controller.vhd top entity, opcode decoding ddslib.vhd configuration,opcode definition dds_serial.vhd parallel to s
aes-vhdl
- this file contains vhdl code for aes
VHDL-file-to-generate-stimulous-from-a-file-and.r
- VHDL file to generate stimulous from a file and : feed it to a testbench-VHDL file to generate stimulous from a file and : feed it to a testbench