搜索资源列表
aes加密算法实现,经过FPGA验证的
- aes加密算法实现,经过FPGA验证的!,aes encryption algorithm, after FPGA validation!
sha1_v01.zip
- SHA-1加密算法的IP核,内涵文档,仿真测试文件,SHA-1 encryption algorithm of the IP core, the connotation of documents, simulation test file
mulf2m.rar
- 椭圆曲线加密算法中的乘法器的生成,主要功能是实现在素域上的多项式模P(大素数)乘的运算。,Elliptic curve encryption algorithm to generate the multiplier, the main function is to achieve in the Su-domain polynomial module P (large prime numbers) by the operator.
DES.zip
- DES 加密算法的实现,使用硬件描述语言VHDL编写,DES encryption algorithm realization, uses hardware descr iption language VHDL to compile
des3.rar
- 3des加密算法实现,经过FPGA验证的!,3des encryption algorithm, after FPGA validation!
Chapter10
- 第十章的代码。 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相
aes
- verilog实现的AES-128加解密程序,FPGA验证通过-verilog implementation of AES-128 encryption and decryption process, FPGA verification through
aes
- aes的加密解密算法的源代码以及测试源代码和仿真结果图-aes encryption decryption algorithm source code and test source code and simulation results map
rc5_enc
- rc5的encryption,带state machine,一共四种状态st_idle,st_ready,st_round_op,st_pre_round-RC5 of encryption, with state machine, a total of four state st_idle, st_ready, st_round_op, st_pre_round
FPGA
- 此课件是基于FPGA的加密芯片设计实例,DES的FPGA实现,包括DES加密算法简述,DES的伪代码描述,设计流程,运算电路模型设计,算法程序设计 -The courseware is based on the FPGA chip design example of encryption, DES for FPGA implementation, including the DES encryption algorithm briefly, DES pseudo-code descr ipt
DES_Verilog
- 这是我用Verilog写的DES加解密程序,准确的说这是一份实验报告,里面不但有程序还有简单的注释[主要是针对仿真的波形的],我主要写的是主控部分,密钥生成部分参考了下版原康宏的程序.该程序即可加密也可解密,选用CycloneII器件即能跑到100Mhz以上.-This is what I used to write Verilog the DES encryption and decryption procedures, accurate to say that this is a test
DES
- DES加密算法的VHDL实现,采用流水线技术实现-The VHDL implement of DES encrypt algorithmic
aes
- vhdl implementation of the AES encryption algorithm
AESsim
- AES alogrithm security encryption
systemcaes_latest.tar
- 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
key_expansion.vhdl
- key expansion code for vhdl in advanced encryption standard
Encryption
- AES implementation in VHDL!! Wit LCD controls-AES implementation in VHDL!! Wit LCD controls!!
RC5-VHDL
- RC5 encryption algorithm In VHDL
RC6-block-cipher-using-VHDL
- VHDL implementation of RC6 encryption algorithm Test file represent applying all zero input and all zero key note that result is correct but bytes positions are swapped
DES-Encryption
- VHDL Encryption/ Decryption Algorithm