当前位置:
首页 资源下载
搜索资源 - viterbi vhdl codes
搜索资源列表
-
0下载:
verilog实现卷积码的译码,viterbi算法-verilog to achieve the decoding convolutional codes, viterbi algorithm
-
-
0下载:
viterbi 硬判决译码,基本实现了(2,1,9)卷积码的硬判决译码,用modelsim RTL仿真通过-hard-decision viterbi decoding, the basic realization of the (2,1,9) convolutional codes hard decision decoding, using modelsim RTL simulation through
-
-
0下载:
Viterbi algorithm is used for Forward Error Correction codes for wire less communication net works.-Viterbi algorithm is used for Forward Error Correction codes for wire less communication net works.
-
-
0下载:
This a code generator for some kinds of viterbi decoders. It can generate the synthesiable verilog HDL codes. These have been verified under simulation. The generator itself is released under GPL license but the Verilog HDL codes generated by it is w
-
-
0下载:
this codes are for convolution encoder and Viterbi decoder synthesis and implementation.
-
-
2下载:
卷积码和Viterbi译码的源程序,在Xilinx ISE环境下使用Verilog编写,有助于卷积码和Viterbi译码的学习-Convolutional codes and Viterbi decoding of the source, in the Xilinx ISE environment, use of Verilog prepared to help convolutional codes and Viterbi decoding of the study
-