VHDL硬件语言系统时钟27分频程序，可用于各种时钟分频参考-VHDL hardware language system clock frequency of the program, 27 points can be used for a variety of clock divider reference