verilog inout端口的测试程序 帮助理解Verilog语言inout端口的使用（包括Verilog程序和testbench）-verilog inout port test program to help understand the use of the Verilog language inout port