利用verilog语言编写一个单周期cpu实现加减乘除等十六条基本指令，模拟仿真通过。-Use verilog language to achieve a single cycle of addition, subtraction, etc. cpu sixteen basic instructions, simulation pass.