利用verilog设计一个数字秒表电路。可以通过按键开始计时，计时完毕，清零设定。-Use verilog design a digital stopwatch circuits. Can be key will begin counting is completed, clear the settings.