串口接收Verilog程序，可通过参数设置波特率，采用16倍采样方法，稳定可靠，可做为模块直接在顶层例化。-Serial receive Verilog procedures, through parameter setting the baud rate, using 16 times the sampling method, stable and reliable, can be used as module directly instantiated at the top level.