提取verilog代码中的端口及类型功能端口大小等作用,并将生成的信息以一定形式表现出来-Verilog code extraction port and type of functional role of the port size, and information generated by a certain form