文件名称:uart16550_latest[1].tar
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1.49mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
开源UART IP核16550,该IP核兼容16550 UART,具有Modem功能,完全可编程的串行接口具有可设置的字符长度、奇偶校验、停止位以及波特率生成器。-Open-source UART IP core 16550, the IP core is compatible with 16550 UART, with Modem function, fully programmable serial interface can be set up with a character length, parity, stop bits and baud rate generator.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
./
./uart16550/
./uart16550/tags/
./uart16550/tags/rel_2/
./uart16550/tags/rel_2/fv/
./uart16550/tags/rel_2/fv/.keepme
./uart16550/tags/rel_2/bench/
./uart16550/tags/rel_2/bench/verilog/
./uart16550/tags/rel_2/bench/verilog/uart_wb_utilities.v
./uart16550/tags/rel_2/bench/verilog/wb_model_defines.v
./uart16550/tags/rel_2/bench/verilog/vapi.log
./uart16550/tags/rel_2/bench/verilog/uart_testbench.v
./uart16550/tags/rel_2/bench/verilog/test_cases/
./uart16550/tags/rel_2/bench/verilog/test_cases/uart_int.v
./uart16550/tags/rel_2/bench/verilog/wb_master_model.v
./uart16550/tags/rel_2/bench/verilog/readme.txt
./uart16550/tags/rel_2/bench/verilog/uart_log.v
./uart16550/tags/rel_2/bench/verilog/wb_mast.v
./uart16550/tags/rel_2/bench/verilog/uart_device_utilities.v
./uart16550/tags/rel_2/bench/verilog/uart_device.v
./uart16550/tags/rel_2/bench/verilog/uart_testbench_defines.v
./uart16550/tags/rel_2/bench/verilog/uart_test.v
./uart16550/tags/rel_2/bench/verilog/uart_testbench_utilities.v
./uart16550/tags/rel_2/bench/vhdl/
./uart16550/tags/rel_2/bench/vhdl/.keepme
./uart16550/tags/rel_2/doc/
./uart16550/tags/rel_2/doc/src/
./uart16550/tags/rel_2/doc/src/UART_spec.doc
./uart16550/tags/rel_2/doc/CHANGES.txt
./uart16550/tags/rel_2/doc/UART_spec.pdf
./uart16550/tags/rel_2/rtl/
./uart16550/tags/rel_2/rtl/verilog-backup/
./uart16550/tags/rel_2/rtl/verilog-backup/uart_receiver.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_wb.v
./uart16550/tags/rel_2/rtl/verilog-backup/timescale.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_transmitter.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_defines.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_regs.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_top.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_fifo.v
./uart16550/tags/rel_2/rtl/verilog/
./uart16550/tags/rel_2/rtl/verilog/uart_receiver.v
./uart16550/tags/rel_2/rtl/verilog/uart_rfifo.v
./uart16550/tags/rel_2/rtl/verilog/uart_wb.v
./uart16550/tags/rel_2/rtl/verilog/uart_debug_if.v
./uart16550/tags/rel_2/rtl/verilog/timescale.v
./uart16550/tags/rel_2/rtl/verilog/uart_tfifo.v
./uart16550/tags/rel_2/rtl/verilog/uart_transmitter.v
./uart16550/tags/rel_2/rtl/verilog/uart_defines.v
./uart16550/tags/rel_2/rtl/verilog/uart_regs.v
./uart16550/tags/rel_2/rtl/verilog/uart_top.v
./uart16550/tags/rel_2/rtl/verilog/raminfr.v
./uart16550/tags/rel_2/rtl/vhdl/
./uart16550/tags/rel_2/rtl/vhdl/.keepme
./uart16550/tags/rel_2/lint/
./uart16550/tags/rel_2/lint/out/
./uart16550/tags/rel_2/lint/out/.keepme
./uart16550/tags/rel_2/lint/run/
./uart16550/tags/rel_2/lint/run/.keepme
./uart16550/tags/rel_2/lint/log/
./uart16550/tags/rel_2/lint/log/.keepme
./uart16550/tags/rel_2/lint/bin/
./uart16550/tags/rel_2/lint/bin/.keepme
./uart16550/tags/rel_2/sim/
./uart16550/tags/rel_2/sim/gate_sim/
./uart16550/tags/rel_2/sim/gate_sim/src/
./uart16550/tags/rel_2/sim/gate_sim/src/.keepme
./uart16550/tags/rel_2/sim/gate_sim/out/
./uart16550/tags/rel_2/sim/gate_sim/out/.keepme
./uart16550/tags/rel_2/sim/gate_sim/run/
./uart16550/tags/rel_2/sim/gate_sim/run/.keepme
./uart16550/tags/rel_2/sim/gate_sim/log/
./uart16550/tags/rel_2/sim/gate_sim/log/.keepme
./uart16550/tags/rel_2/sim/gate_sim/bin/
./uart16550/tags/rel_2/sim/gate_sim/bin/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/
./uart16550/tags/rel_2/sim/rtl_sim/src/
./uart16550/tags/rel_2/sim/rtl_sim/src/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/out/
./uart16550/tags/rel_2/sim/rtl_sim/out/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/run/
./uart16550/tags/rel_2/sim/rtl_sim/run/run_sim
./uart16550/tags/rel_2/sim/rtl_sim/run/run_sim.scr
./uart16550/tags/rel_2/sim/rtl_sim/run/run_signalscan
./uart16550/tags/rel_2/sim/rtl_sim/log/
./uart16550/tags/rel_2/sim/rtl_sim/log/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/log/uart_interrupts_verbose.log
./uart16550/tags/rel_2/sim/rtl_sim/log/uart_interrupts_report.log
./uart16550/tags/rel_2/sim/rtl_sim/bin/
./uart16550/tags/rel_2/sim/rtl_sim/bin/sim.tcl
./uart16550/tags/rel_2/sim/rtl_sim/bin/nc.scr
./uart16550/tags/rel_2/syn/
./uart16550/tags/rel_2/syn/src/
./uart16550/tags/rel_2/syn/src/.keepme
./uart16550/tags/rel_2/syn/out/
./uart16550/tags/rel_2/syn/out/.keepme
./uart16550/tags/rel_2/syn/run/
./uart16550/tags/rel_2/syn/run/.keepme
./uart16550/tags/rel_2/syn/log/
./uart16550/tags/rel_2/syn/log/.keepme
./uart16550/tags/rel_2/syn/bin/
./uart16550/tags/rel_2/syn/bin/.keepme
./uart16550/tags/initial/
./uart16550/tags/initial/verilog/
./uart16550/tags/initial/verilog/UART_RX_FIFO.v
./uart16550/tags/initial/verilog/FIFO_inc.v
./uart16550/tags/initial/verilog/UART_wb.v
./uart16550/tags/initial/verilog/UART_FIFO.v
./uart16550/tags/initial/verilog/timescale.v
./uart16550/tags/initial/verilog/ToDo.txt
./uart16550/tags/initial/verilog/UART_regs.v
./uart16550/tags/initial/verilog/UART_test.v
./uart16550/tags/initial/verilog/UART_TX_FIFO.v
./uart16550/tags/initial/verilog/UART_defines.v
./uart16550/tags/initial/verilog/UART_top.v
./uart16550/tags/initial/verilog/UART_FIFO_t.v
./uart16550/tags/initial/Doc/
./uart16550/tags/initial/Doc/UART_spec.pdf
./uart16550/tags/rel_1/
./uart16550/tags/rel_1/fv/
./uart16550/t
./uart16550/
./uart16550/tags/
./uart16550/tags/rel_2/
./uart16550/tags/rel_2/fv/
./uart16550/tags/rel_2/fv/.keepme
./uart16550/tags/rel_2/bench/
./uart16550/tags/rel_2/bench/verilog/
./uart16550/tags/rel_2/bench/verilog/uart_wb_utilities.v
./uart16550/tags/rel_2/bench/verilog/wb_model_defines.v
./uart16550/tags/rel_2/bench/verilog/vapi.log
./uart16550/tags/rel_2/bench/verilog/uart_testbench.v
./uart16550/tags/rel_2/bench/verilog/test_cases/
./uart16550/tags/rel_2/bench/verilog/test_cases/uart_int.v
./uart16550/tags/rel_2/bench/verilog/wb_master_model.v
./uart16550/tags/rel_2/bench/verilog/readme.txt
./uart16550/tags/rel_2/bench/verilog/uart_log.v
./uart16550/tags/rel_2/bench/verilog/wb_mast.v
./uart16550/tags/rel_2/bench/verilog/uart_device_utilities.v
./uart16550/tags/rel_2/bench/verilog/uart_device.v
./uart16550/tags/rel_2/bench/verilog/uart_testbench_defines.v
./uart16550/tags/rel_2/bench/verilog/uart_test.v
./uart16550/tags/rel_2/bench/verilog/uart_testbench_utilities.v
./uart16550/tags/rel_2/bench/vhdl/
./uart16550/tags/rel_2/bench/vhdl/.keepme
./uart16550/tags/rel_2/doc/
./uart16550/tags/rel_2/doc/src/
./uart16550/tags/rel_2/doc/src/UART_spec.doc
./uart16550/tags/rel_2/doc/CHANGES.txt
./uart16550/tags/rel_2/doc/UART_spec.pdf
./uart16550/tags/rel_2/rtl/
./uart16550/tags/rel_2/rtl/verilog-backup/
./uart16550/tags/rel_2/rtl/verilog-backup/uart_receiver.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_wb.v
./uart16550/tags/rel_2/rtl/verilog-backup/timescale.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_transmitter.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_defines.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_regs.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_top.v
./uart16550/tags/rel_2/rtl/verilog-backup/uart_fifo.v
./uart16550/tags/rel_2/rtl/verilog/
./uart16550/tags/rel_2/rtl/verilog/uart_receiver.v
./uart16550/tags/rel_2/rtl/verilog/uart_rfifo.v
./uart16550/tags/rel_2/rtl/verilog/uart_wb.v
./uart16550/tags/rel_2/rtl/verilog/uart_debug_if.v
./uart16550/tags/rel_2/rtl/verilog/timescale.v
./uart16550/tags/rel_2/rtl/verilog/uart_tfifo.v
./uart16550/tags/rel_2/rtl/verilog/uart_transmitter.v
./uart16550/tags/rel_2/rtl/verilog/uart_defines.v
./uart16550/tags/rel_2/rtl/verilog/uart_regs.v
./uart16550/tags/rel_2/rtl/verilog/uart_top.v
./uart16550/tags/rel_2/rtl/verilog/raminfr.v
./uart16550/tags/rel_2/rtl/vhdl/
./uart16550/tags/rel_2/rtl/vhdl/.keepme
./uart16550/tags/rel_2/lint/
./uart16550/tags/rel_2/lint/out/
./uart16550/tags/rel_2/lint/out/.keepme
./uart16550/tags/rel_2/lint/run/
./uart16550/tags/rel_2/lint/run/.keepme
./uart16550/tags/rel_2/lint/log/
./uart16550/tags/rel_2/lint/log/.keepme
./uart16550/tags/rel_2/lint/bin/
./uart16550/tags/rel_2/lint/bin/.keepme
./uart16550/tags/rel_2/sim/
./uart16550/tags/rel_2/sim/gate_sim/
./uart16550/tags/rel_2/sim/gate_sim/src/
./uart16550/tags/rel_2/sim/gate_sim/src/.keepme
./uart16550/tags/rel_2/sim/gate_sim/out/
./uart16550/tags/rel_2/sim/gate_sim/out/.keepme
./uart16550/tags/rel_2/sim/gate_sim/run/
./uart16550/tags/rel_2/sim/gate_sim/run/.keepme
./uart16550/tags/rel_2/sim/gate_sim/log/
./uart16550/tags/rel_2/sim/gate_sim/log/.keepme
./uart16550/tags/rel_2/sim/gate_sim/bin/
./uart16550/tags/rel_2/sim/gate_sim/bin/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/
./uart16550/tags/rel_2/sim/rtl_sim/src/
./uart16550/tags/rel_2/sim/rtl_sim/src/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/out/
./uart16550/tags/rel_2/sim/rtl_sim/out/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/run/
./uart16550/tags/rel_2/sim/rtl_sim/run/run_sim
./uart16550/tags/rel_2/sim/rtl_sim/run/run_sim.scr
./uart16550/tags/rel_2/sim/rtl_sim/run/run_signalscan
./uart16550/tags/rel_2/sim/rtl_sim/log/
./uart16550/tags/rel_2/sim/rtl_sim/log/.keepme
./uart16550/tags/rel_2/sim/rtl_sim/log/uart_interrupts_verbose.log
./uart16550/tags/rel_2/sim/rtl_sim/log/uart_interrupts_report.log
./uart16550/tags/rel_2/sim/rtl_sim/bin/
./uart16550/tags/rel_2/sim/rtl_sim/bin/sim.tcl
./uart16550/tags/rel_2/sim/rtl_sim/bin/nc.scr
./uart16550/tags/rel_2/syn/
./uart16550/tags/rel_2/syn/src/
./uart16550/tags/rel_2/syn/src/.keepme
./uart16550/tags/rel_2/syn/out/
./uart16550/tags/rel_2/syn/out/.keepme
./uart16550/tags/rel_2/syn/run/
./uart16550/tags/rel_2/syn/run/.keepme
./uart16550/tags/rel_2/syn/log/
./uart16550/tags/rel_2/syn/log/.keepme
./uart16550/tags/rel_2/syn/bin/
./uart16550/tags/rel_2/syn/bin/.keepme
./uart16550/tags/initial/
./uart16550/tags/initial/verilog/
./uart16550/tags/initial/verilog/UART_RX_FIFO.v
./uart16550/tags/initial/verilog/FIFO_inc.v
./uart16550/tags/initial/verilog/UART_wb.v
./uart16550/tags/initial/verilog/UART_FIFO.v
./uart16550/tags/initial/verilog/timescale.v
./uart16550/tags/initial/verilog/ToDo.txt
./uart16550/tags/initial/verilog/UART_regs.v
./uart16550/tags/initial/verilog/UART_test.v
./uart16550/tags/initial/verilog/UART_TX_FIFO.v
./uart16550/tags/initial/verilog/UART_defines.v
./uart16550/tags/initial/verilog/UART_top.v
./uart16550/tags/initial/verilog/UART_FIFO_t.v
./uart16550/tags/initial/Doc/
./uart16550/tags/initial/Doc/UART_spec.pdf
./uart16550/tags/rel_1/
./uart16550/tags/rel_1/fv/
./uart16550/t
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.