文件名称:Fusion_UART
介绍说明--下载内容来自于网络,使用问题请自行百度
此段程序是基于fusion fpga的,是串口通信的验证程序-This section is based on fusion fpga program, is verification of serial communication program
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Fusion_UART/
Fusion_UART/component/
Fusion_UART/constraint/
Fusion_UART/constraint/uart_test.pdc
Fusion_UART/coreconsole/
Fusion_UART/designer/
Fusion_UART/designer/impl1/
Fusion_UART/designer/impl1/designer.log
Fusion_UART/designer/impl1/designer_genhdl.log
Fusion_UART/designer/impl1/simulation/
Fusion_UART/designer/impl1/uart_test.adb
Fusion_UART/designer/impl1/uart_test.dtf/
Fusion_UART/designer/impl1/uart_test.dtf/verify.log
Fusion_UART/designer/impl1/uart_test.ide_des
Fusion_UART/designer/impl1/uart_test.pdb
Fusion_UART/designer/impl1/uart_test.pdb.depends
Fusion_UART/designer/impl1/uart_test.stp
Fusion_UART/designer/impl1/uart_test.tcl
Fusion_UART/designer/impl1/uart_test_ba.sdf
Fusion_UART/designer/impl1/uart_test_ba.v
Fusion_UART/hdl/
Fusion_UART/hdl/hdlsynchk.tcl
Fusion_UART/hdl/rec.v
Fusion_UART/hdl/send.v
Fusion_UART/hdl/uart_test.v
Fusion_UART/phy_synthesis/
Fusion_UART/simulation/
Fusion_UART/simulation/meminit.dat
Fusion_UART/simulation/modelsim.ini
Fusion_UART/smartgen/
Fusion_UART/smartgen/smartgen.aws
Fusion_UART/stimulus/
Fusion_UART/stimulus/BtimErrors.log
Fusion_UART/stimulus/files_to_build.txt
Fusion_UART/stimulus/hdlsynchk.tcl
Fusion_UART/stimulus/uart_test.dsk
Fusion_UART/stimulus/uart_test.hpj
Fusion_UART/stimulus/uart_test.v
Fusion_UART/stimulus/uart_test_tbench.bk
Fusion_UART/stimulus/uart_test_tbench.btim
Fusion_UART/stimulus/uart_test_tbench.v
Fusion_UART/stimulus/waveperl.log
Fusion_UART/synthesis/
Fusion_UART/synthesis/backup/
Fusion_UART/synthesis/run_options.txt
Fusion_UART/synthesis/stdout.log
Fusion_UART/synthesis/synthesis_identify/
Fusion_UART/synthesis/synthesis_identify/syntmp/
Fusion_UART/synthesis/synthesis_identify/syntmp/identify.msg
Fusion_UART/synthesis/synthesis_identify/syntmp/uart_test.msg
Fusion_UART/synthesis/synthesis_identify/syntmp/uart_test_flink.htm
Fusion_UART/synthesis/synthesis_identify/uart_test.srs
Fusion_UART/synthesis/synthesis_identify/uart_test.tlg
Fusion_UART/synthesis/syntmp/
Fusion_UART/synthesis/syntmp/sap.log
Fusion_UART/synthesis/syntmp/uart_test.msg
Fusion_UART/synthesis/syntmp/uart_test.plg
Fusion_UART/synthesis/syntmp/uart_test_flink.htm
Fusion_UART/synthesis/syntmp/uart_test_srr.htm
Fusion_UART/synthesis/syntmp/uart_test_toc.htm
Fusion_UART/synthesis/traplog.tlg
Fusion_UART/synthesis/uart_test.areasrr
Fusion_UART/synthesis/uart_test.edn
Fusion_UART/synthesis/uart_test.fse
Fusion_UART/synthesis/uart_test.htm
Fusion_UART/synthesis/uart_test.map
Fusion_UART/synthesis/uart_test.sap
Fusion_UART/synthesis/uart_test.sdf
Fusion_UART/synthesis/uart_test.srd
Fusion_UART/synthesis/uart_test.srm
Fusion_UART/synthesis/uart_test.srr
Fusion_UART/synthesis/uart_test.srs
Fusion_UART/synthesis/uart_test.tlg
Fusion_UART/synthesis/uart_test_drc.rpt
Fusion_UART/synthesis/uart_test_sdc.sdc
Fusion_UART/synthesis/uart_test_syn.prj
Fusion_UART/uart.prj
Fusion_UART/viewdraw/
Fusion_UART/viewdraw/sch/
Fusion_UART/viewdraw/sym/
Fusion_UART/viewdraw/vf/
Fusion_UART/viewdraw/vf/project.lst
Fusion_UART/viewdraw/viewdraw.ini
Fusion_UART/viewdraw/wir/
Fusion_UART/component/
Fusion_UART/constraint/
Fusion_UART/constraint/uart_test.pdc
Fusion_UART/coreconsole/
Fusion_UART/designer/
Fusion_UART/designer/impl1/
Fusion_UART/designer/impl1/designer.log
Fusion_UART/designer/impl1/designer_genhdl.log
Fusion_UART/designer/impl1/simulation/
Fusion_UART/designer/impl1/uart_test.adb
Fusion_UART/designer/impl1/uart_test.dtf/
Fusion_UART/designer/impl1/uart_test.dtf/verify.log
Fusion_UART/designer/impl1/uart_test.ide_des
Fusion_UART/designer/impl1/uart_test.pdb
Fusion_UART/designer/impl1/uart_test.pdb.depends
Fusion_UART/designer/impl1/uart_test.stp
Fusion_UART/designer/impl1/uart_test.tcl
Fusion_UART/designer/impl1/uart_test_ba.sdf
Fusion_UART/designer/impl1/uart_test_ba.v
Fusion_UART/hdl/
Fusion_UART/hdl/hdlsynchk.tcl
Fusion_UART/hdl/rec.v
Fusion_UART/hdl/send.v
Fusion_UART/hdl/uart_test.v
Fusion_UART/phy_synthesis/
Fusion_UART/simulation/
Fusion_UART/simulation/meminit.dat
Fusion_UART/simulation/modelsim.ini
Fusion_UART/smartgen/
Fusion_UART/smartgen/smartgen.aws
Fusion_UART/stimulus/
Fusion_UART/stimulus/BtimErrors.log
Fusion_UART/stimulus/files_to_build.txt
Fusion_UART/stimulus/hdlsynchk.tcl
Fusion_UART/stimulus/uart_test.dsk
Fusion_UART/stimulus/uart_test.hpj
Fusion_UART/stimulus/uart_test.v
Fusion_UART/stimulus/uart_test_tbench.bk
Fusion_UART/stimulus/uart_test_tbench.btim
Fusion_UART/stimulus/uart_test_tbench.v
Fusion_UART/stimulus/waveperl.log
Fusion_UART/synthesis/
Fusion_UART/synthesis/backup/
Fusion_UART/synthesis/run_options.txt
Fusion_UART/synthesis/stdout.log
Fusion_UART/synthesis/synthesis_identify/
Fusion_UART/synthesis/synthesis_identify/syntmp/
Fusion_UART/synthesis/synthesis_identify/syntmp/identify.msg
Fusion_UART/synthesis/synthesis_identify/syntmp/uart_test.msg
Fusion_UART/synthesis/synthesis_identify/syntmp/uart_test_flink.htm
Fusion_UART/synthesis/synthesis_identify/uart_test.srs
Fusion_UART/synthesis/synthesis_identify/uart_test.tlg
Fusion_UART/synthesis/syntmp/
Fusion_UART/synthesis/syntmp/sap.log
Fusion_UART/synthesis/syntmp/uart_test.msg
Fusion_UART/synthesis/syntmp/uart_test.plg
Fusion_UART/synthesis/syntmp/uart_test_flink.htm
Fusion_UART/synthesis/syntmp/uart_test_srr.htm
Fusion_UART/synthesis/syntmp/uart_test_toc.htm
Fusion_UART/synthesis/traplog.tlg
Fusion_UART/synthesis/uart_test.areasrr
Fusion_UART/synthesis/uart_test.edn
Fusion_UART/synthesis/uart_test.fse
Fusion_UART/synthesis/uart_test.htm
Fusion_UART/synthesis/uart_test.map
Fusion_UART/synthesis/uart_test.sap
Fusion_UART/synthesis/uart_test.sdf
Fusion_UART/synthesis/uart_test.srd
Fusion_UART/synthesis/uart_test.srm
Fusion_UART/synthesis/uart_test.srr
Fusion_UART/synthesis/uart_test.srs
Fusion_UART/synthesis/uart_test.tlg
Fusion_UART/synthesis/uart_test_drc.rpt
Fusion_UART/synthesis/uart_test_sdc.sdc
Fusion_UART/synthesis/uart_test_syn.prj
Fusion_UART/uart.prj
Fusion_UART/viewdraw/
Fusion_UART/viewdraw/sch/
Fusion_UART/viewdraw/sym/
Fusion_UART/viewdraw/vf/
Fusion_UART/viewdraw/vf/project.lst
Fusion_UART/viewdraw/viewdraw.ini
Fusion_UART/viewdraw/wir/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.