However, turbo equalizers can be computationally complex and hence require significant power consumption. In

this paper, we present an energy-efficient VLSI architecture for such linear turbo equalizers. Key architectural

techniques include elimination of redundant operations and early termination.