文件名称:xapp1018_wcdma
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:2.16mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
The Source codes for implement the DUC/DDC of UTMS on FPGA platform
(系统自动生成,下载前可以参看下载内容)
下载文件列表
xapp1018_wcdma/ddc/
xapp1018_wcdma/ddc/Implementation/
xapp1018_wcdma/ddc/Implementation/Sp3a/
xapp1018_wcdma/ddc/Implementation/Sp3a/ddc_umts_sp3a_init.m
xapp1018_wcdma/ddc/Implementation/Sp3a/ddc_umts_sp3a_post.m
xapp1018_wcdma/ddc/Implementation/Sp3a/ddc_umts_sp3a_v1_0.mdl
xapp1018_wcdma/ddc/Implementation/Sp3a/readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/
xapp1018_wcdma/ddc/Implementation/VHDL/complex_mult_v5.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_h1.coe
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1COEFF_auto0.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1COEFF_auto_HALFBAND_CENTRE.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1filt_decode_rom.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_fir_compiler_v3_0_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_unobf.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/hex_ddc_hf1.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_h2.coe
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2COEFF_auto0.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2COEFF_auto_HALFBAND_CENTRE.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2filt_decode_rom.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_fir_compiler_v3_0_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_unobf.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/hex_ddc_hf2.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_h3.coe
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrcCOEFF_auto0.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrcCOEFF_auto1.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrcfilt_decode_rom.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_fir_compiler_v3_0_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_unobf.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/hex_ddc_srrc.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_dds_compiler_v1_1_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/mac_v5.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/mac_v5.xaw
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/mac_v5_arwz.ucf
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult_flist.txt
xapp1018_wcdma/ddc/Implementation/
xapp1018_wcdma/ddc/Implementation/
xapp1018_wcdma/ddc/Implementation/Sp3a/
xapp1018_wcdma/ddc/Implementation/Sp3a/ddc_umts_sp3a_init.m
xapp1018_wcdma/ddc/Implementation/Sp3a/ddc_umts_sp3a_post.m
xapp1018_wcdma/ddc/Implementation/Sp3a/ddc_umts_sp3a_v1_0.mdl
xapp1018_wcdma/ddc/Implementation/Sp3a/readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/
xapp1018_wcdma/ddc/Implementation/VHDL/complex_mult_v5.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_h1.coe
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1COEFF_auto0.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1COEFF_auto_HALFBAND_CENTRE.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1filt_decode_rom.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_fir_compiler_v3_0_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_unobf.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/ddc_hf1_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf1/hex_ddc_hf1.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_h2.coe
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2COEFF_auto0.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2COEFF_auto_HALFBAND_CENTRE.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2filt_decode_rom.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_fir_compiler_v3_0_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_unobf.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/ddc_hf2_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_hf2/hex_ddc_hf2.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_h3.coe
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrcCOEFF_auto0.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrcCOEFF_auto1.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrcfilt_decode_rom.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_fir_compiler_v3_0_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_unobf.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/ddc_srrc_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/ddc_srrc/hex_ddc_srrc.mif
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_dds_compiler_v1_1_xst_1.ngc
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_flist.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_readme.txt
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dds/ddc_dds_v5_xmdf.tcl
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/mac_v5.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/mac_v5.xaw
xapp1018_wcdma/ddc/Implementation/VHDL/cores/dsp48e/mac_v5_arwz.ucf
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.edn
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.vhd
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.vho
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult.xco
xapp1018_wcdma/ddc/Implementation/VHDL/cores/mult/mult_flist.txt
xapp1018_wcdma/ddc/Implementation/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.