64位乘法器设计实验是我在科大的第一个课程设计，verilog程序的熟练掌握对于微电子专业的学生来讲是非常必要的，对于此次设计我也花费了很长时间。

本设计分为3个部分，即控制和（1）状态选择部分，（2）乘法器部分，（3）加法器部分。 以下我将按此顺序进行说明。需要指出的是，在实际设计中的顺序恰好是颠倒的，这与设计思路有关，在刚开始的时候由于对整体没有一个很好的把握就先选择最简单的一部分几加法器开始入手，然后就是乘法器，最后作乐一个状态控制电路将两部分联系起来。

-A 64-bit multiplier design an experiment at HKUST my first course design, verilog program for microelectronics professional proficiency in terms of students is necessary for the design and I spend a lot of time. The design is divided into three parts, namely, control, and (1) state to select some, (2) multiplier section, and (3) adder part. Click here to order the following I will explain. Be noted that, in the order of the actual design is exactly reversed, which design ideas related to time because at the beginning of a whole does not have a good grasp on the first selection of the most simple part of the beginning of several adder start, and then is the multiplier, the last merry a state control circuit to link the two parts.