VerilogHDL编译基本功能具有“秒”、“分”、“时”计时功能，小时按24小时制计时。具有校时功能，能对“分”和“小时”进行调整。扩展功能

仿广播电台正点报时。在59分51秒、53秒、55秒、57秒发出低音512Hz信号，在59分59秒时发出一次高音1024Hz信号，音响持续1秒钟，在1024Hz音响结束时刻为整点。

定时控制，其时间自定；

可任意设定时间的闹钟

自动报整点小时数

小时显示：可切换12小时/24小时显示-VerilogHDL compile the basic functions of a " second" , " division"　and " when"　time function, hour by 24-hour time. When a school function, can " divide"　and " hours"　to adjust. Radio extension punctual timekeeping imitation. In 59 minutes and 51 seconds, 53 seconds, 55 seconds, 57 seconds sent the bass 512Hz signal, in 59 minutes and 59 seconds to issue a Treble 1024Hz signal, sound for 1 second, the end of the 1024Hz sound time for the whole point. Timing control, its time to custom　can be arbitrarily set the time automatically report the whole point of the alarm clock an hour for several hours show: switchable 12 hours/24 hours display