CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 Windows编程 其他小程序
收藏

文件名称:VLSI_CA1.tar

  • 所属分类：
    Other systems
  • 标签属性：
    [C/C++] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    144.12kb
  • 已下载：
    0次
  • 提 供 者：
    met****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

this the implementaion of an 8-bit mirror adder in Verilog-this is the implementaion of an 8-bit mirror adder in Verilog
(系统自动生成,下载前可以参看下载内容)

下载文件列表

VLSI_CA1/
VLSI_CA1/p1_a/
VLSI_CA1/p1_a/schematic/
VLSI_CA1/p1_a/schematic/master.tag
VLSI_CA1/p1_a/schematic/pc.db
VLSI_CA1/p1_a/schematic/sch.cd%
VLSI_CA1/p1_a/schematic/sch.cd-
VLSI_CA1/p1_a/schematic/sch.cdb
VLSI_CA1/p1_a/schematic/prop.xx
VLSI_CA1/p1_a/layout/
VLSI_CA1/p1_a/layout/master.tag
VLSI_CA1/p1_a/layout/pc.db
VLSI_CA1/p1_a/layout/layout.cd%
VLSI_CA1/p1_a/layout/layout.cdb
VLSI_CA1/p1_a/av_extracted/
VLSI_CA1/p1_a/av_extracted/master.tag
VLSI_CA1/p1_a/av_extracted/pc.db
VLSI_CA1/p1_a/av_extracted/layout.cdb
VLSI_CA1/p1_a/av_extracted/prop.xx
VLSI_CA1/p1_a/symbol/
VLSI_CA1/p1_a/symbol/master.tag
VLSI_CA1/p1_a/symbol/pc.db
VLSI_CA1/p1_a/symbol/symbol.cd%
VLSI_CA1/p1_a/symbol/symbol.cdb
VLSI_CA1/p1_a/prop.xx
VLSI_CA1/p1_d/
VLSI_CA1/p1_d/schematic/
VLSI_CA1/p1_d/schematic/master.tag
VLSI_CA1/p1_d/schematic/pc.db
VLSI_CA1/p1_d/schematic/sch.cd%
VLSI_CA1/p1_d/schematic/sch.cdb
VLSI_CA1/p1_d/schematic/prop.xx
VLSI_CA1/p1_e/
VLSI_CA1/p1_e/schematic/
VLSI_CA1/p1_e/schematic/master.tag
VLSI_CA1/p1_e/schematic/pc.db
VLSI_CA1/p1_e/schematic/sch.cd%
VLSI_CA1/p1_e/schematic/sch.cdb
VLSI_CA1/p1_e/schematic/prop.xx
VLSI_CA1/p1_f/
VLSI_CA1/p1_f/schematic/
VLSI_CA1/p1_f/schematic/master.tag
VLSI_CA1/p1_f/schematic/pc.db
VLSI_CA1/p1_f/schematic/sch.cd%
VLSI_CA1/p1_f/schematic/sch.cdb
VLSI_CA1/p1_f/schematic/prop.xx
VLSI_CA1/p2_a/
VLSI_CA1/p2_a/schematic/
VLSI_CA1/p2_a/schematic/master.tag
VLSI_CA1/p2_a/schematic/pc.db
VLSI_CA1/p2_a/schematic/sch.cd%
VLSI_CA1/p2_a/schematic/sch.cdb
VLSI_CA1/p2_a/schematic/prop.xx
VLSI_CA1/p2_a/layout/
VLSI_CA1/p2_a/layout/master.tag
VLSI_CA1/p2_a/layout/pc.db
VLSI_CA1/p2_a/layout/layout.cd%
VLSI_CA1/p2_a/layout/layout.cdb
VLSI_CA1/p2_a/av_extracted/
VLSI_CA1/p2_a/av_extracted/master.tag
VLSI_CA1/p2_a/av_extracted/pc.db
VLSI_CA1/p2_a/av_extracted/layout.cdb
VLSI_CA1/p2_a/av_extracted/prop.xx
VLSI_CA1/p2_a/symbol/
VLSI_CA1/p2_a/symbol/master.tag
VLSI_CA1/p2_a/symbol/pc.db
VLSI_CA1/p2_a/symbol/symbol.cd%
VLSI_CA1/p2_a/symbol/symbol.cdb
VLSI_CA1/p2_a/prop.xx
VLSI_CA1/p3_a/
VLSI_CA1/p3_a/schematic/
VLSI_CA1/p3_a/schematic/master.tag
VLSI_CA1/p3_a/schematic/pc.db
VLSI_CA1/p3_a/schematic/sch.cd%
VLSI_CA1/p3_a/schematic/sch.cdb
VLSI_CA1/p3_a/schematic/prop.xx
VLSI_CA1/p3_a/layout/
VLSI_CA1/p3_a/layout/master.tag
VLSI_CA1/p3_a/layout/pc.db
VLSI_CA1/p3_a/layout/layout.cd%
VLSI_CA1/p3_a/layout/layout.cdb
VLSI_CA1/p3_a/av_extracted/
VLSI_CA1/p3_a/av_extracted/master.tag
VLSI_CA1/p3_a/av_extracted/layout.cdb
VLSI_CA1/p3_a/symbol/
VLSI_CA1/p3_a/symbol/master.tag
VLSI_CA1/p3_a/symbol/pc.db
VLSI_CA1/p3_a/symbol/symbol.cd%
VLSI_CA1/p3_a/symbol/symbol.cdb
VLSI_CA1/p3_a/prop.xx
VLSI_CA1/p4_a/
VLSI_CA1/p4_a/schematic/
VLSI_CA1/p4_a/schematic/master.tag
VLSI_CA1/p4_a/schematic/pc.db
VLSI_CA1/p4_a/schematic/sch.cd%
VLSI_CA1/p4_a/schematic/sch.cdb
VLSI_CA1/p4_a/schematic/sch.cdb.cdslck
VLSI_CA1/p4_a/schematic/prop.xx
VLSI_CA1/p4_a/layout/
VLSI_CA1/p4_a/layout/master.tag
VLSI_CA1/p4_a/layout/pc.db
VLSI_CA1/p4_a/layout/layout.cdb.cdslck
VLSI_CA1/p4_a/layout/layout.cd%
VLSI_CA1/p4_a/layout/layout.cd-
VLSI_CA1/p4_a/layout/layout.cdb
VLSI_CA1/p4_a/av_extracted/
VLSI_CA1/p4_a/av_extracted/master.tag
VLSI_CA1/p4_a/av_extracted/pc.db
VLSI_CA1/p4_a/av_extracted/layout.cdb
VLSI_CA1/p4_a/av_extracted/prop.xx
VLSI_CA1/p4_a/symbol/
VLSI_CA1/p4_a/symbol/master.tag
VLSI_CA1/p4_a/symbol/pc.db
VLSI_CA1/p4_a/symbol/symbol.cd%
VLSI_CA1/p4_a/symbol/symbol.cdb
VLSI_CA1/p4_a/prop.xx
VLSI_CA1/p4_b/
VLSI_CA1/p4_b/schematic/
VLSI_CA1/p4_b/schematic/master.tag
VLSI_CA1/p4_b/schematic/pc.db
VLSI_CA1/p4_b/schematic/sch.cd%
VLSI_CA1/p4_b/schematic/sch.cdb
VLSI_CA1/p4_b/schematic/prop.xx
VLSI_CA1/p4_b/layout/
VLSI_CA1/p4_b/layout/master.tag
VLSI_CA1/p4_b/layout/pc.db
VLSI_CA1/p4_b/layout/layout.cdb.cdslck
VLSI_CA1/p4_b/layout/layout.cd%
VLSI_CA1/p4_b/layout/layout.cdb
VLSI_CA1/p4_b/symbol/
VLSI_CA1/p4_b/symbol/master.tag
VLSI_CA1/p4_b/symbol/pc.db
VLSI_CA1/p4_b/symbol/symbol.cd%
VLSI_CA1/p4_b/symbol/symbol.cdb
VLSI_CA1/p4_b/prop.xx
VLSI_CA1/temp/
VLSI_CA1/temp/layout/
VLSI_CA1/temp/layout/master.tag
VLSI_CA1/temp/layout/pc.db
VLSI_CA1/temp/layout/layout.cd%
VLSI_CA1/temp/layout/layout.cdb
VLSI_CA1/p1_a_tb/
VLSI_CA1/p1_a_tb/schematic/
VLSI_CA1/p1_a_tb/schematic/master.tag
VLSI_CA1/p1_a_tb/schematic/pc.db
VLSI_CA1/p1_a_tb/schematic/sch.cd%
VLSI_CA1/p1_a_tb/schematic/sch.cdb
VLSI_CA1/p1_a_tb/schematic/prop.xx
VLSI_CA1/p1_a_tb/config/
VLSI_CA1/p1_a_tb/config/master.tag
VLSI_CA1/p1_a_tb/config/expand.cfg%
VLSI_CA1/p1_a_tb/config/expand.cfg
VLSI_CA1/p2_a_tb/
VLSI_CA1/p2_a_tb/schematic/
VLSI_CA1/p2_a_tb/schematic/master.tag
VLSI_CA1/p2_a_tb/schematic/pc.db
VLSI_CA1/p2_a_tb/schematic/sch.cd%
VLSI_CA1/p2_a_tb/schematic/sch.cdb
VLSI_CA1/p2_a_tb/schematic/prop.xx
VLSI_CA1/p3_a_tb/
VLSI_CA1/p3_a_tb/schematic/
VLSI_CA1/p3_a_tb/schematic/master.tag
VLSI_CA1/p3_a_tb/schematic/pc.db
VLSI_CA1/p3_a_tb/schematic/sch.cd%
VLSI_CA1/p3_a_tb/schematic/sch.cdb
VLSI_CA1/p3_a_tb/schematic/prop.xx
VLSI_CA1/p4_b_tb/
VLSI_CA1/p4_b_tb/schematic/
VLSI_CA1/p4_b_tb/schematic/master.tag
VLSI_CA1/p4_b_tb/schematic/pc.db
VLSI_CA1/p4_b_tb/schematic/sch.cd%
VLSI_CA1/p4_b_tb/schematic/sch.c

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com