文件名称:verilog_tutorial
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：755.11kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
Chapter 1 Introduction
Chapter 2 History of Verilog
Chapter 3 Design and Tool Flow
Chapter 4 My First Program in Verilog
Chapter 5 Verilog HDL Syntax and Semantics
Chapter 6 Gate Level Modeling
Chapter 7 User Defined Primitives
Chapter 8 Verilog Operators
Chapter 9 Verilog Behavioral Modeling
Chapter 10 Procedural Timing Control
Chapter 11 Task and Functions
Chapter 12 System Task and Function
Chapter 2 History of Verilog
Chapter 3 Design and Tool Flow
Chapter 4 My First Program in Verilog
Chapter 5 Verilog HDL Syntax and Semantics
Chapter 6 Gate Level Modeling
Chapter 7 User Defined Primitives
Chapter 8 Verilog Operators
Chapter 9 Verilog Behavioral Modeling
Chapter 10 Procedural Timing Control
Chapter 11 Task and Functions
Chapter 12 System Task and Function
相关搜索： Verilog task
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog_tutorial.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.