文件名称:cout_asyn
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:206.02kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
基于verilog的计数器设计,本例程将实现四位异步二进制计数器的功能,同时给出了同步二进制计数器和同步十进制计数器的VerilogHDL程序-Verilog counter based design, this routine will achieve the functions of four asynchronous binary counter, synchronous binary counter is given and synchronous decimal counter VerilogHDL procedures
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cout_asyn/
cout_asyn/component/
cout_asyn/constraint/
cout_asyn/coreconsole/
cout_asyn/cout_asyn.prj
cout_asyn/designer/
cout_asyn/designer/impl1/
cout_asyn/designer/impl1/cout_asyn.adb
cout_asyn/designer/impl1/cout_asyn.dtf/
cout_asyn/designer/impl1/cout_asyn.dtf/verify.log
cout_asyn/designer/impl1/cout_asyn.ide_des
cout_asyn/designer/impl1/cout_asyn.pdb
cout_asyn/designer/impl1/cout_asyn.pdb.depends
cout_asyn/designer/impl1/cout_asyn.tcl
cout_asyn/designer/impl1/cout_asyn_fp/
cout_asyn/designer/impl1/cout_asyn_fp/$$FlashPro_FPBBALTLPT1.L$$
cout_asyn/designer/impl1/cout_asyn_fp/cout_asyn.log
cout_asyn/designer/impl1/cout_asyn_fp/cout_asyn.pro
cout_asyn/designer/impl1/cout_asyn_fp/projectData/
cout_asyn/designer/impl1/cout_asyn_fp/projectData/cout_asyn.pdb
cout_asyn/designer/impl1/designer.log
cout_asyn/designer/impl1/simulation/
cout_asyn/hdl/
cout_asyn/hdl/clk_div.v
cout_asyn/hdl/cout_asyn.v
cout_asyn/phy_synthesis/
cout_asyn/simulation/
cout_asyn/simulation/modelsim.ini
cout_asyn/smartgen/
cout_asyn/smartgen/smartgen.aws
cout_asyn/stimulus/
cout_asyn/synthesis/
cout_asyn/synthesis/.recordref
cout_asyn/synthesis/backup/
cout_asyn/synthesis/coreip/
cout_asyn/synthesis/cout_asyn.areasrr
cout_asyn/synthesis/cout_asyn.edn
cout_asyn/synthesis/cout_asyn.map
cout_asyn/synthesis/cout_asyn.pdc
cout_asyn/synthesis/cout_asyn.sdf
cout_asyn/synthesis/cout_asyn.so
cout_asyn/synthesis/cout_asyn.srd
cout_asyn/synthesis/cout_asyn.srm
cout_asyn/synthesis/cout_asyn.srr
cout_asyn/synthesis/cout_asyn.srs
cout_asyn/synthesis/cout_asyn.szr
cout_asyn/synthesis/cout_asyn.tlg
cout_asyn/synthesis/cout_asyn_sdc.sdc
cout_asyn/synthesis/cout_asyn_syn.prj
cout_asyn/synthesis/run_options.txt
cout_asyn/synthesis/stdout.log
cout_asyn/synthesis/syntmp/
cout_asyn/synthesis/syntmp/cout_asyn.plg
cout_asyn/synthesis/traplog.tlg
cout_asyn/viewdraw/
cout_asyn/viewdraw/sch/
cout_asyn/viewdraw/sym/
cout_asyn/viewdraw/vf/
cout_asyn/viewdraw/vf/project.lst
cout_asyn/viewdraw/viewdraw.ini
cout_asyn/viewdraw/wir/
cout_asyn/component/
cout_asyn/constraint/
cout_asyn/coreconsole/
cout_asyn/cout_asyn.prj
cout_asyn/designer/
cout_asyn/designer/impl1/
cout_asyn/designer/impl1/cout_asyn.adb
cout_asyn/designer/impl1/cout_asyn.dtf/
cout_asyn/designer/impl1/cout_asyn.dtf/verify.log
cout_asyn/designer/impl1/cout_asyn.ide_des
cout_asyn/designer/impl1/cout_asyn.pdb
cout_asyn/designer/impl1/cout_asyn.pdb.depends
cout_asyn/designer/impl1/cout_asyn.tcl
cout_asyn/designer/impl1/cout_asyn_fp/
cout_asyn/designer/impl1/cout_asyn_fp/$$FlashPro_FPBBALTLPT1.L$$
cout_asyn/designer/impl1/cout_asyn_fp/cout_asyn.log
cout_asyn/designer/impl1/cout_asyn_fp/cout_asyn.pro
cout_asyn/designer/impl1/cout_asyn_fp/projectData/
cout_asyn/designer/impl1/cout_asyn_fp/projectData/cout_asyn.pdb
cout_asyn/designer/impl1/designer.log
cout_asyn/designer/impl1/simulation/
cout_asyn/hdl/
cout_asyn/hdl/clk_div.v
cout_asyn/hdl/cout_asyn.v
cout_asyn/phy_synthesis/
cout_asyn/simulation/
cout_asyn/simulation/modelsim.ini
cout_asyn/smartgen/
cout_asyn/smartgen/smartgen.aws
cout_asyn/stimulus/
cout_asyn/synthesis/
cout_asyn/synthesis/.recordref
cout_asyn/synthesis/backup/
cout_asyn/synthesis/coreip/
cout_asyn/synthesis/cout_asyn.areasrr
cout_asyn/synthesis/cout_asyn.edn
cout_asyn/synthesis/cout_asyn.map
cout_asyn/synthesis/cout_asyn.pdc
cout_asyn/synthesis/cout_asyn.sdf
cout_asyn/synthesis/cout_asyn.so
cout_asyn/synthesis/cout_asyn.srd
cout_asyn/synthesis/cout_asyn.srm
cout_asyn/synthesis/cout_asyn.srr
cout_asyn/synthesis/cout_asyn.srs
cout_asyn/synthesis/cout_asyn.szr
cout_asyn/synthesis/cout_asyn.tlg
cout_asyn/synthesis/cout_asyn_sdc.sdc
cout_asyn/synthesis/cout_asyn_syn.prj
cout_asyn/synthesis/run_options.txt
cout_asyn/synthesis/stdout.log
cout_asyn/synthesis/syntmp/
cout_asyn/synthesis/syntmp/cout_asyn.plg
cout_asyn/synthesis/traplog.tlg
cout_asyn/viewdraw/
cout_asyn/viewdraw/sch/
cout_asyn/viewdraw/sym/
cout_asyn/viewdraw/vf/
cout_asyn/viewdraw/vf/project.lst
cout_asyn/viewdraw/viewdraw.ini
cout_asyn/viewdraw/wir/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.