文件名称:xcv
介绍说明－－下载内容来自于网络，使用问题请自行百度
verilog编写的状态机检测00100序列.
实现 input:...011000010010000...
output:...000000000100100...
并且 用测试模块来验证状态是否正确工作-verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working
实现 input:...011000010010000...
output:...000000000100100...
并且 用测试模块来验证状态是否正确工作-verilog prepared by the state machine detected 00,100 sequences. Achieve input : ... ... 011000010010000 output : 000000000100100 ... ... and test module used to verify the state is working
(系统自动生成,下载前可以参看下载内容)
下载文件列表
xcv/test.v
xcv/work/xcv/verilog.asm
xcv/work/xcv/_primary.dat
xcv/work/xcv/_primary.vhd
xcv/work/xcv_@top/verilog.asm
xcv/work/xcv_@top/_primary.dat
xcv/work/xcv_@top/_primary.vhd
xcv/work/_info
xcv/xcv.v
xcv/work/xcv
xcv/work/xcv_@top
xcv/work
xcv
www.dssz.com.txt
xcv/work/xcv/verilog.asm
xcv/work/xcv/_primary.dat
xcv/work/xcv/_primary.vhd
xcv/work/xcv_@top/verilog.asm
xcv/work/xcv_@top/_primary.dat
xcv/work/xcv_@top/_primary.vhd
xcv/work/_info
xcv/xcv.v
xcv/work/xcv
xcv/work/xcv_@top
xcv/work
xcv
www.dssz.com.txt
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.