CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:FIR

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [ASM] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    3.94mb
  • 已下载：
    0次
  • 提 供 者：
    翁***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

实现FIR滤波，利用Verilog语言对其进行了设计

-FIR filter implementation using Verilog language design was carried out
相关搜索： Design and implementation of FIR filter using VHDL

(系统自动生成,下载前可以参看下载内容)

下载文件列表

FIR/220model.v
FIR/altera_mf.v
FIR/db/FIlter_ws.(0).cnf.cdb
FIR/db/FIlter_ws.(0).cnf.hdb
FIR/db/FIlter_ws.(1).cnf.cdb
FIR/db/FIlter_ws.(1).cnf.hdb
FIR/db/FIlter_ws.(2).cnf.cdb
FIR/db/FIlter_ws.(2).cnf.hdb
FIR/db/FIlter_ws.(3).cnf.cdb
FIR/db/FIlter_ws.(3).cnf.hdb
FIR/db/FIlter_ws.asm.qmsg
FIR/db/FIlter_ws.asm_labs.ddb
FIR/db/FIlter_ws.cbx.xml
FIR/db/FIlter_ws.cmp.bpm
FIR/db/FIlter_ws.cmp.cdb
FIR/db/FIlter_ws.cmp.ecobp
FIR/db/FIlter_ws.cmp.hdb
FIR/db/FIlter_ws.cmp.logdb
FIR/db/FIlter_ws.cmp.rdb
FIR/db/FIlter_ws.cmp.tdb
FIR/db/FIlter_ws.cmp0.ddb
FIR/db/FIlter_ws.cmp_bb.cdb
FIR/db/FIlter_ws.cmp_bb.hdb
FIR/db/FIlter_ws.cmp_bb.logdb
FIR/db/FIlter_ws.cmp_bb.rcf
FIR/db/FIlter_ws.dbp
FIR/db/FIlter_ws.db_info
FIR/db/FIlter_ws.eco.cdb
FIR/db/FIlter_ws.eds_overflow
FIR/db/FIlter_ws.fit.qmsg
FIR/db/FIlter_ws.hier_info
FIR/db/FIlter_ws.hif
FIR/db/FIlter_ws.map.bpm
FIR/db/FIlter_ws.map.cdb
FIR/db/FIlter_ws.map.ecobp
FIR/db/FIlter_ws.map.hdb
FIR/db/FIlter_ws.map.logdb
FIR/db/FIlter_ws.map.qmsg
FIR/db/FIlter_ws.map_bb.cdb
FIR/db/FIlter_ws.map_bb.hdb
FIR/db/FIlter_ws.map_bb.logdb
FIR/db/FIlter_ws.pre_map.cdb
FIR/db/FIlter_ws.pre_map.hdb
FIR/db/FIlter_ws.psp
FIR/db/FIlter_ws.pss
FIR/db/FIlter_ws.rtlv.hdb
FIR/db/FIlter_ws.rtlv_sg.cdb
FIR/db/FIlter_ws.rtlv_sg_swap.cdb
FIR/db/FIlter_ws.sgdiff.cdb
FIR/db/FIlter_ws.sgdiff.hdb
FIR/db/FIlter_ws.signalprobe.cdb
FIR/db/FIlter_ws.sim.cvwf
FIR/db/FIlter_ws.sim.hdb
FIR/db/FIlter_ws.sim.qmsg
FIR/db/FIlter_ws.sim.rdb
FIR/db/FIlter_ws.sld_design_entry.sci
FIR/db/FIlter_ws.sld_design_entry_dsc.sci
FIR/db/FIlter_ws.syn_hier_info
FIR/db/FIlter_ws.tan.qmsg
FIR/db/FIlter_ws.tis_db_list.ddb
FIR/db/FIR.smp_dump.txt
FIR/db/mult_85n.tdf
FIR/db/prev_cmp_FIlter_ws.asm.qmsg
FIR/db/prev_cmp_FIlter_ws.fit.qmsg
FIR/db/prev_cmp_FIlter_ws.map.qmsg
FIR/db/prev_cmp_FIlter_ws.tan.qmsg
FIR/db/prev_cmp_FIR.qmsg
FIR/db/wed.wsf
FIR/FIlter_ws.asm.rpt
FIR/FIlter_ws.done
FIR/FIlter_ws.fit.rpt
FIR/FIlter_ws.fit.smsg
FIR/FIlter_ws.fit.summary
FIR/FIlter_ws.flow.rpt
FIR/FIlter_ws.map.rpt
FIR/FIlter_ws.map.summary
FIR/FIlter_ws.pin
FIR/FIlter_ws.pof
FIR/FIlter_ws.qsf
FIR/FIlter_ws.sim.rpt
FIR/FIlter_ws.sof
FIR/FIlter_ws.tan.rpt
FIR/FIlter_ws.tan.summary
FIR/FIlter_ws.v
FIR/FIlter_ws.v.bak
FIR/FIlter_ws.vwf
FIR/FIlter_ws_description.txt
FIR/FIR.qpf
FIR/F_testbench.v
FIR/F_testbench.v.bak
FIR/modelsim.ini
FIR/mult_ws.v
FIR/mult_ws_bb.v
FIR/mult_ws_wave0.jpg
FIR/mult_ws_waveforms.html
FIR/vsim.wlf
FIR/work/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/verilog.asm
FIR/work/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
FIR/work/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd
FIR/work/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/verilog.asm
FIR/work/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
FIR/work/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd
FIR/work/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/verilog.asm
FIR/work/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
FIR/work/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd
FIR/work/@filter_ws/verilog.asm
FIR/work/@filter_ws/_primary.dat
FIR/work/@filter_ws/_primary.vhd
FIR/work/@f_testbench/verilog.asm
FIR/work/@f_testbench/_primary.dat
FIR/work/@f_testbench/_primary.vhd
FIR/work/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/verilog.asm
FIR/work/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
FIR/work/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd
FIR/work/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/verilog.asm
FIR/work/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
FIR/work/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd
FIR/work/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/verilog.asm
FIR/work/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
FIR/work/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd
FIR/work/@m@f_cycloneiii_pll/verilog.asm
FIR/work/@m@f_cycloneiii_pll/_primary.dat
FIR/work/@m@f_cycloneiii_pll/_primary.vhd
FIR/work/@m@f_pll_reg/verilog.asm
FIR/work/@m@f_pll_reg/_primary.dat
FIR/work/@m@f_pll_reg/_primary.vhd
FIR/work/@m@f_ram7x20_syn/verilog.asm
FIR/work/@m@f_ram7x20_syn/_primary.dat
FIR/work/@m@f_ram7x20_syn/_primary.vhd
FIR/work/@m@f_stratixiii_pll/verilog.asm
FIR/work/@m@f_stratixiii_pll/_primary.dat
FIR/work/@m@f_stratixiii_pll/_primary.vhd
FIR/work/@m@f_stratixii_pll/verilog.asm
FIR/work/@m@f_stratixii_pll/_primary.dat
FIR/work/@m@f_stratixii_pll/_primary.vhd
FIR/work/@m@f_stratix_pll/verilog.asm
FIR/work/@m@f_stratix_pll/_primary.dat
FIR/work/@m@f_stratix_pll/_primary.vhd
FIR/work/alt3pram/verilog.asm
FIR/work/alt3pram/_primary.dat
FIR/work/alt3pram/_primary.vhd
FIR/work/altaccumulate/verilog.asm
FIR/work/altaccumulate/_primary.dat
FIR/work/altaccumulate/_primary.vhd
FIR/work/altcam/verilog.asm
FIR/work/altcam/_primary.dat
FIR/work/altcam/_primary.vhd
FIR/work/altcdr_rx/verilog.asm
FIR/work/altcdr_rx/_primary.dat
FIR/work/altcdr_rx/_primary.vhd
FIR/work/altcdr_tx/verilog.asm
FIR/work/altcdr_tx/_primary.dat
FIR/work/altcdr_tx/_primary.vhd
FIR/work/altclklock/verilog.asm
FIR/work/altclklock/_primary.dat
FIR/work/altclklock/_primary.vhd
F

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com