文件名称:shift_reg
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:290.67kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
actel fpga ap030 regshift示例-actel fpga ap030 regshift
相关搜索: actel
(系统自动生成,下载前可以参看下载内容)
下载文件列表
shift_reg/
shift_reg/component/
shift_reg/constraint/
shift_reg/coreconsole/
shift_reg/designer/
shift_reg/designer/impl1/
shift_reg/designer/impl1/designer.log
shift_reg/designer/impl1/designer_gen_ba.log
shift_reg/designer/impl1/shift_reg.adb
shift_reg/designer/impl1/shift_reg.dtf/
shift_reg/designer/impl1/shift_reg.dtf/verify.log
shift_reg/designer/impl1/shift_reg.ide_des
shift_reg/designer/impl1/shift_reg.pdb
shift_reg/designer/impl1/shift_reg.pdb.depends
shift_reg/designer/impl1/shift_reg.tcl
shift_reg/designer/impl1/shift_reg_ba.sdf
shift_reg/designer/impl1/shift_reg_ba.sdf_max.csd
shift_reg/designer/impl1/shift_reg_ba.v
shift_reg/designer/impl1/shift_reg_fp/
shift_reg/designer/impl1/shift_reg_fp/$$FlashPro_FPBBALTLPT1.L$$
shift_reg/designer/impl1/shift_reg_fp/projectData/
shift_reg/designer/impl1/shift_reg_fp/projectData/shift_reg.pdb
shift_reg/designer/impl1/shift_reg_fp/shift_reg.log
shift_reg/designer/impl1/shift_reg_fp/shift_reg.pro
shift_reg/designer/impl1/simulation/
shift_reg/designer/impl1/simulation/postlayout/
shift_reg/designer/impl1/simulation/postlayout/shift_reg/
shift_reg/designer/impl1/simulation/postlayout/shift_reg/verilog.psm
shift_reg/designer/impl1/simulation/postlayout/shift_reg/_primary.dat
shift_reg/designer/impl1/simulation/postlayout/shift_reg/_primary.dbs
shift_reg/designer/impl1/simulation/postlayout/shift_reg/_primary.vhd
shift_reg/designer/impl1/simulation/postlayout/_info
shift_reg/designer/impl1/simulation/postlayout/_temp/
shift_reg/designer/impl1/simulation/postlayout/_vmake
shift_reg/hdl/
shift_reg/hdl/clk_div.v
shift_reg/hdl/shift_reg.v
shift_reg/phy_synthesis/
shift_reg/shift_reg.prj
shift_reg/simulation/
shift_reg/simulation/modelsim.ini
shift_reg/simulation/modelsim.ini.sav
shift_reg/simulation/modelsim.log
shift_reg/simulation/run.do
shift_reg/simulation/vsim.wlf
shift_reg/smartgen/
shift_reg/smartgen/smartgen.aws
shift_reg/stimulus/
shift_reg/synthesis/
shift_reg/synthesis/.recordref
shift_reg/synthesis/backup/
shift_reg/synthesis/backup/shift_reg.srr
shift_reg/synthesis/coreip/
shift_reg/synthesis/run_options.txt
shift_reg/synthesis/shift_reg.areasrr
shift_reg/synthesis/shift_reg.edn
shift_reg/synthesis/shift_reg.map
shift_reg/synthesis/shift_reg.pdc
shift_reg/synthesis/shift_reg.sdf
shift_reg/synthesis/shift_reg.so
shift_reg/synthesis/shift_reg.srd
shift_reg/synthesis/shift_reg.srm
shift_reg/synthesis/shift_reg.srr
shift_reg/synthesis/shift_reg.srs
shift_reg/synthesis/shift_reg.szr
shift_reg/synthesis/shift_reg.tlg
shift_reg/synthesis/shift_reg_sdc.sdc
shift_reg/synthesis/shift_reg_syn.prj
shift_reg/synthesis/stdout.log
shift_reg/synthesis/synthesis_identify/
shift_reg/synthesis/synthesis_identify/backup/
shift_reg/synthesis/synthesis_identify/coreip/
shift_reg/synthesis/synthesis_identify/shift_reg.srs
shift_reg/synthesis/synthesis_identify/shift_reg.tlg
shift_reg/synthesis/synthesis_identify/syntmp/
shift_reg/synthesis/syntmp/
shift_reg/synthesis/syntmp/shift_reg.plg
shift_reg/synthesis/traplog.tlg
shift_reg/viewdraw/
shift_reg/viewdraw/sch/
shift_reg/viewdraw/sym/
shift_reg/viewdraw/vf/
shift_reg/viewdraw/vf/project.lst
shift_reg/viewdraw/viewdraw.ini
shift_reg/viewdraw/wir/
shift_reg/component/
shift_reg/constraint/
shift_reg/coreconsole/
shift_reg/designer/
shift_reg/designer/impl1/
shift_reg/designer/impl1/designer.log
shift_reg/designer/impl1/designer_gen_ba.log
shift_reg/designer/impl1/shift_reg.adb
shift_reg/designer/impl1/shift_reg.dtf/
shift_reg/designer/impl1/shift_reg.dtf/verify.log
shift_reg/designer/impl1/shift_reg.ide_des
shift_reg/designer/impl1/shift_reg.pdb
shift_reg/designer/impl1/shift_reg.pdb.depends
shift_reg/designer/impl1/shift_reg.tcl
shift_reg/designer/impl1/shift_reg_ba.sdf
shift_reg/designer/impl1/shift_reg_ba.sdf_max.csd
shift_reg/designer/impl1/shift_reg_ba.v
shift_reg/designer/impl1/shift_reg_fp/
shift_reg/designer/impl1/shift_reg_fp/$$FlashPro_FPBBALTLPT1.L$$
shift_reg/designer/impl1/shift_reg_fp/projectData/
shift_reg/designer/impl1/shift_reg_fp/projectData/shift_reg.pdb
shift_reg/designer/impl1/shift_reg_fp/shift_reg.log
shift_reg/designer/impl1/shift_reg_fp/shift_reg.pro
shift_reg/designer/impl1/simulation/
shift_reg/designer/impl1/simulation/postlayout/
shift_reg/designer/impl1/simulation/postlayout/shift_reg/
shift_reg/designer/impl1/simulation/postlayout/shift_reg/verilog.psm
shift_reg/designer/impl1/simulation/postlayout/shift_reg/_primary.dat
shift_reg/designer/impl1/simulation/postlayout/shift_reg/_primary.dbs
shift_reg/designer/impl1/simulation/postlayout/shift_reg/_primary.vhd
shift_reg/designer/impl1/simulation/postlayout/_info
shift_reg/designer/impl1/simulation/postlayout/_temp/
shift_reg/designer/impl1/simulation/postlayout/_vmake
shift_reg/hdl/
shift_reg/hdl/clk_div.v
shift_reg/hdl/shift_reg.v
shift_reg/phy_synthesis/
shift_reg/shift_reg.prj
shift_reg/simulation/
shift_reg/simulation/modelsim.ini
shift_reg/simulation/modelsim.ini.sav
shift_reg/simulation/modelsim.log
shift_reg/simulation/run.do
shift_reg/simulation/vsim.wlf
shift_reg/smartgen/
shift_reg/smartgen/smartgen.aws
shift_reg/stimulus/
shift_reg/synthesis/
shift_reg/synthesis/.recordref
shift_reg/synthesis/backup/
shift_reg/synthesis/backup/shift_reg.srr
shift_reg/synthesis/coreip/
shift_reg/synthesis/run_options.txt
shift_reg/synthesis/shift_reg.areasrr
shift_reg/synthesis/shift_reg.edn
shift_reg/synthesis/shift_reg.map
shift_reg/synthesis/shift_reg.pdc
shift_reg/synthesis/shift_reg.sdf
shift_reg/synthesis/shift_reg.so
shift_reg/synthesis/shift_reg.srd
shift_reg/synthesis/shift_reg.srm
shift_reg/synthesis/shift_reg.srr
shift_reg/synthesis/shift_reg.srs
shift_reg/synthesis/shift_reg.szr
shift_reg/synthesis/shift_reg.tlg
shift_reg/synthesis/shift_reg_sdc.sdc
shift_reg/synthesis/shift_reg_syn.prj
shift_reg/synthesis/stdout.log
shift_reg/synthesis/synthesis_identify/
shift_reg/synthesis/synthesis_identify/backup/
shift_reg/synthesis/synthesis_identify/coreip/
shift_reg/synthesis/synthesis_identify/shift_reg.srs
shift_reg/synthesis/synthesis_identify/shift_reg.tlg
shift_reg/synthesis/synthesis_identify/syntmp/
shift_reg/synthesis/syntmp/
shift_reg/synthesis/syntmp/shift_reg.plg
shift_reg/synthesis/traplog.tlg
shift_reg/viewdraw/
shift_reg/viewdraw/sch/
shift_reg/viewdraw/sym/
shift_reg/viewdraw/vf/
shift_reg/viewdraw/vf/project.lst
shift_reg/viewdraw/viewdraw.ini
shift_reg/viewdraw/wir/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.