文件名称:EP2C8Q208C8N_Verilog
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:5.63mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
EP2C8的一些基本程序 包括 键盘 LED LCD 蜂鸣器 -EP2C8 some basic procedures, including the keyboard LED LCD buzzer, etc.
相关搜索: EP2C8
(系统自动生成,下载前可以参看下载内容)
下载文件列表
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_3dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_4dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_5dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_6dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_7dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_8dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_9dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_adc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_ke8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_le8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_ma8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_me8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_ne8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_oe8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_pe8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_qa8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_qe8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_re8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_6oe.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_eoe.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_hld.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_pld.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(0).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(0).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(1).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(1).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(10).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(10).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(11).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(11).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(12).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(12).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(13).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(13).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(14).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(14).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(15).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(15).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(16).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(16).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(17).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(17).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(18).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(18).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(19).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(19).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(2).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(2).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(3).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(3).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(4).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(4).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(5).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(5).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(6).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(6).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(7).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(7).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(8).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(8).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(9).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(9).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.asm.qmsg
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.asm_labs.ddb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cbx.xml
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.logdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.rdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.tdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp0.ddb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp2.ddb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.db_info
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.eco.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.fit.qmsg
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.hier_info
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.hif
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.logdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.qmsg
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.pre_map.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.pre_map.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.rtlv.hdb
EP2C8Q208C8N_Verilog
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_4dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_5dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_6dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_7dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_8dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_9dc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_adc.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_ke8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_le8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_ma8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_me8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_ne8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_oe8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_pe8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_qa8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_qe8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/add_sub_re8.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_6oe.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_eoe.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_hld.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/alt_u_div_pld.tdf
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(0).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(0).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(1).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(1).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(10).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(10).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(11).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(11).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(12).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(12).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(13).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(13).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(14).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(14).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(15).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(15).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(16).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(16).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(17).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(17).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(18).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(18).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(19).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(19).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(2).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(2).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(3).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(3).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(4).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(4).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(5).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(5).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(6).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(6).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(7).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(7).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(8).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(8).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(9).cnf.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.(9).cnf.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.asm.qmsg
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.asm_labs.ddb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cbx.xml
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.logdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.rdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp.tdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp0.ddb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cmp2.ddb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.db_info
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.eco.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.fit.qmsg
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.hier_info
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.hif
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.logdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.map.qmsg
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.pre_map.cdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.pre_map.hdb
EP2C8Q208C8N_Verilog/DS18B20_Verilog/db/DS18B20.rtlv.hdb
EP2C8Q208C8N_Verilog
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.