文件名称:Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Ex
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:284.55kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
来自于ALTERA官方网站。
本文档详细介绍怎样利用MAX® II CPLD 来实现脉冲宽度调制(PWM)。本设计还利用了MAX II CPLD 的内部用户闪存振荡器,不需要采用专门的外部时钟。
附有verilog源程序。-From ALTERA website. This document details how to use the MAX ® II CPLD to implement pulse width modulation (PWM). This design also uses the MAX II CPLD' s internal oscillator user flash memory, without using a special external clock. With verilog source.
本文档详细介绍怎样利用MAX® II CPLD 来实现脉冲宽度调制(PWM)。本设计还利用了MAX II CPLD 的内部用户闪存振荡器,不需要采用专门的外部时钟。
附有verilog源程序。-From ALTERA website. This document details how to use the MAX ® II CPLD to implement pulse width modulation (PWM). This design also uses the MAX II CPLD' s internal oscillator user flash memory, without using a special external clock. With verilog source.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
利用MAX II CPLD 实现 脉冲宽度调制.pdf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/code/pwm_main.v
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pulse_width_modulator.cr.mti
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pulse_width_modulator.mpf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.v
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_sim.cr.mti
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_sim.mpf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/test_pwm.v
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave2.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave2.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave3.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave3.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave4.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave4.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave5.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave5.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/altufm_osc0_altufm_osc_1p3/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/altufm_osc0_altufm_osc_1p3/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/altufm_osc0_altufm_osc_1p3/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clk_gen/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clk_gen/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clk_gen/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/dutycycle/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/dutycycle/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/dutycycle/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/duty_cycle/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/duty_cycle/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/duty_cycle/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_gen/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_gen/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_gen/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_main/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_main/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_main/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_pwm/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_pwm/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_pwm/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/_info
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/db/pwm_main.db_info
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/db/pwm_main.eco.cdb
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/db/pwm_main.sld_design_entry.sci
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.asm.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.cdf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.done
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.dpf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.fit.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.fit.smsg
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.fit.summary
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.flow.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.map.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.map.summary
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Desig
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/code/pwm_main.v
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pulse_width_modulator.cr.mti
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pulse_width_modulator.mpf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.v
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_sim.cr.mti
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_sim.mpf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/test_pwm.v
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave2.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave2.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave3.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave3.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave4.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave4.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave5.bmp
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/wave5.do
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/altufm_osc0_altufm_osc_1p3/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/altufm_osc0_altufm_osc_1p3/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/altufm_osc0_altufm_osc_1p3/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clk_gen/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clk_gen/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clk_gen/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/dutycycle/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/dutycycle/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/dutycycle/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/duty_cycle/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/duty_cycle/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/duty_cycle/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_gen/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_gen/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_gen/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_main/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_main/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pwm_main/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_pwm/verilog.asm
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_pwm/_primary.dat
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/test_pwm/_primary.vhd
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/work/_info
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/db/pwm_main.db_info
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/db/pwm_main.eco.cdb
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/db/pwm_main.sld_design_entry.sci
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.asm.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.cdf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.done
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.dpf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.fit.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.fit.smsg
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.fit.summary
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.flow.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.map.rpt
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/quartus/pwm_main.map.summary
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Desig
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.