文件名称:HighSpeedFIFOsInSpartan-IIFPGAs
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：29.62kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
This application note describes how to build high-speed FIFOs using the Block SelectRAM+
memory in the Spartan™ -II FPGAs. Verilog and VHDL code is available for the design. The
design is for a 512x8 FIFO, but each port structure can be changed if the control logic is
changed accordingly. Both a common-clock version and an independent-clock version are
described.
memory in the Spartan™ -II FPGAs. Verilog and VHDL code is available for the design. The
design is for a 512x8 FIFO, but each port structure can be changed if the control logic is
changed accordingly. Both a common-clock version and an independent-clock version are
described.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
High+Speed+FIFOs+In+Spartan-II+FPGAs.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.