项目中自己设计的URAT的VHDL源程序及仿真，已经通过了编译和仿真，有项目用的到的可参考下。-projects of their own design URAT VHDL source code and the simulation had been passed to build and simulation, The project is the reference to the next.