文件名称:ddr_100Mhz_2011.03.12
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:5.85mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
这个工程是用xilinx的MIG生成的对于spartan 3E的实验板的ddr的控制器,我已经能够在上面修改之后加入自己的思想,包括两个dcm的模块。-This project is the MIG generated by xilinx spartan 3E development board for the ddr controller, I have been able to modify the above by adding his own ideas, including the two dcm module.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ddr_100Mhz_2011.03.12/datasheet.txt
ddr_100Mhz_2011.03.12/log.txt
ddr_100Mhz_2011.03.12/mig.prj
ddr_100Mhz_2011.03.12/par/coregen.cgc
ddr_100Mhz_2011.03.12/par/coregen.cgp
ddr_100Mhz_2011.03.12/par/create_ise.bat
ddr_100Mhz_2011.03.12/par/dcm1_arwz.ucf
ddr_100Mhz_2011.03.12/par/dcm2_arwz.ucf
ddr_100Mhz_2011.03.12/par/dcm_100M.tfi
ddr_100Mhz_2011.03.12/par/dcm_100M.v
ddr_100Mhz_2011.03.12/par/dcm_100M_arwz.ucf
ddr_100Mhz_2011.03.12/par/ddr.ucf
ddr_100Mhz_2011.03.12/par/ddr_bitgen.xwbt
ddr_100Mhz_2011.03.12/par/ddr_guide.ncd
ddr_100Mhz_2011.03.12/par/ddr_model.v
ddr_100Mhz_2011.03.12/par/delect.v
ddr_100Mhz_2011.03.12/par/delect_arwz.ucf
ddr_100Mhz_2011.03.12/par/glbl.v
ddr_100Mhz_2011.03.12/par/icon_coregen.xco
ddr_100Mhz_2011.03.12/par/ila_coregen.xco
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm3.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm3.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_readme.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_readme.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/fafa.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/fafa.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.asy
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.cdc
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.gise
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.ngc
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.veo
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.vhd
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.vho
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.xco
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.xise
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila_readme.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/xaw2verilog.log
ddr_100Mhz_2011.03.12/par/ipcore_dir/yui.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/yui.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/_xmsgs/netgen.xmsgs
ddr_100Mhz_2011.03.12/par/ipcore_dir/_xmsgs/pn_parser.xmsgs
ddr_100Mhz_2011.03.12/par/ipcore_dir/_xmsgs/xst.xmsgs
ddr_100Mhz_2011.03.12/par/iseconfig/ddr.xreport
ddr_100Mhz_2011.03.12/par/iseconfig/test.projectmgr
ddr_100Mhz_2011.03.12/par/iseconfig/top.xreport
ddr_100Mhz_2011.03.12/par/ise_flow.bat
ddr_100Mhz_2011.03.12/par/ise_run.txt
ddr_100Mhz_2011.03.12/par/makeproj.bat
ddr_100Mhz_2011.03.12/par/mem_interface_top.ut
ddr_100Mhz_2011.03.12/par/modelsim.ini
ddr_100Mhz_2011.03.12/par/readme.txt
ddr_100Mhz_2011.03.12/par/rem_files.bat
ddr_100Mhz_2011.03.12/par/set_ise_prop.tcl
ddr_100Mhz_2011.03.12/par/set_ise_prop.tcl.bak
ddr_100Mhz_2011.03.12/par/sim_tb_top.udo
ddr_100Mhz_2011.03.12/par/sim_tb_top.v
ddr_100Mhz_2011.03.12/par/sim_tb_top_wave.fdo
ddr_100Mhz_2011.03.12/par/system/system.create.tcl
ddr_100Mhz_2011.03.12/par/test.gise
ddr_100Mhz_2011.03.12/par/test.ise
ddr_100Mhz_2011.03.12/par/test.restore
ddr_100Mhz_2011.03.12/par/test.xise
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/version
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject_StrTbl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/__stored_object_table__
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl_StrTbl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main_StrTbl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_objects__
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_
ddr_100Mhz_2011.03.12/log.txt
ddr_100Mhz_2011.03.12/mig.prj
ddr_100Mhz_2011.03.12/par/coregen.cgc
ddr_100Mhz_2011.03.12/par/coregen.cgp
ddr_100Mhz_2011.03.12/par/create_ise.bat
ddr_100Mhz_2011.03.12/par/dcm1_arwz.ucf
ddr_100Mhz_2011.03.12/par/dcm2_arwz.ucf
ddr_100Mhz_2011.03.12/par/dcm_100M.tfi
ddr_100Mhz_2011.03.12/par/dcm_100M.v
ddr_100Mhz_2011.03.12/par/dcm_100M_arwz.ucf
ddr_100Mhz_2011.03.12/par/ddr.ucf
ddr_100Mhz_2011.03.12/par/ddr_bitgen.xwbt
ddr_100Mhz_2011.03.12/par/ddr_guide.ncd
ddr_100Mhz_2011.03.12/par/ddr_model.v
ddr_100Mhz_2011.03.12/par/delect.v
ddr_100Mhz_2011.03.12/par/delect_arwz.ucf
ddr_100Mhz_2011.03.12/par/glbl.v
ddr_100Mhz_2011.03.12/par/icon_coregen.xco
ddr_100Mhz_2011.03.12/par/ila_coregen.xco
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm1_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm2_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm3.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm3.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_readme.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/dcm_100M_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect.xaw
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_arwz.ucf
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_readme.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/delect_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/fafa.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/fafa.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.asy
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.cdc
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.gise
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.ngc
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.v
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.veo
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.vhd
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.vho
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.xco
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila.xise
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila_flist.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila_readme.txt
ddr_100Mhz_2011.03.12/par/ipcore_dir/ila_xmdf.tcl
ddr_100Mhz_2011.03.12/par/ipcore_dir/xaw2verilog.log
ddr_100Mhz_2011.03.12/par/ipcore_dir/yui.cgc
ddr_100Mhz_2011.03.12/par/ipcore_dir/yui.cgp
ddr_100Mhz_2011.03.12/par/ipcore_dir/_xmsgs/netgen.xmsgs
ddr_100Mhz_2011.03.12/par/ipcore_dir/_xmsgs/pn_parser.xmsgs
ddr_100Mhz_2011.03.12/par/ipcore_dir/_xmsgs/xst.xmsgs
ddr_100Mhz_2011.03.12/par/iseconfig/ddr.xreport
ddr_100Mhz_2011.03.12/par/iseconfig/test.projectmgr
ddr_100Mhz_2011.03.12/par/iseconfig/top.xreport
ddr_100Mhz_2011.03.12/par/ise_flow.bat
ddr_100Mhz_2011.03.12/par/ise_run.txt
ddr_100Mhz_2011.03.12/par/makeproj.bat
ddr_100Mhz_2011.03.12/par/mem_interface_top.ut
ddr_100Mhz_2011.03.12/par/modelsim.ini
ddr_100Mhz_2011.03.12/par/readme.txt
ddr_100Mhz_2011.03.12/par/rem_files.bat
ddr_100Mhz_2011.03.12/par/set_ise_prop.tcl
ddr_100Mhz_2011.03.12/par/set_ise_prop.tcl.bak
ddr_100Mhz_2011.03.12/par/sim_tb_top.udo
ddr_100Mhz_2011.03.12/par/sim_tb_top.v
ddr_100Mhz_2011.03.12/par/sim_tb_top_wave.fdo
ddr_100Mhz_2011.03.12/par/system/system.create.tcl
ddr_100Mhz_2011.03.12/par/test.gise
ddr_100Mhz_2011.03.12/par/test.ise
ddr_100Mhz_2011.03.12/par/test.restore
ddr_100Mhz_2011.03.12/par/test.xise
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/version
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject_StrTbl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/__stored_object_table__
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl_StrTbl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main_StrTbl
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_objects__
ddr_100Mhz_2011.03.12/par/test_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.