文件名称:44317447-Vhdl-Sim-Syn
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：106.51kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
This document is meant to be an introduction to VHDL both as a simulation language and an input
language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design
Laboratory taught at the University of Twente in the years 1993-2002.1 The text has undergone a major
revision in order to be suitable for use in the elective course VLSI System Design.2
Before presenting the syntax of the language, first some general background information on top-down
design and the design trajectory is presented. The document then continues with a short explanation of
the simulation principles that the language assumes. The last part of the document deals with synthesis
issues.
language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design
Laboratory taught at the University of Twente in the years 1993-2002.1 The text has undergone a major
revision in order to be suitable for use in the elective course VLSI System Design.2
Before presenting the syntax of the language, first some general background information on top-down
design and the design trajectory is presented. The document then continues with a short explanation of
the simulation principles that the language assumes. The last part of the document deals with synthesis
issues.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
44317447-Vhdl-Sim-Syn.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.