CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:CoreSPI_21_eval

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [ASM] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    614.47kb
  • 已下载：
    0次
  • 提 供 者：
    任****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

SPI IP核源码，包括Verilog和VHDL两种语言源码-SPI IP core source code, including the two languages ​ ​ Verilog and VHDL source code
相关搜索： SPI IP

(系统自动生成,下载前可以参看下载内容)

下载文件列表

CoreSPI_eval/
CoreSPI_eval/doc/
CoreSPI_eval/doc/CHANGES.txt
CoreSPI_eval/doc/CoreSPI_DS.pdf
CoreSPI_eval/doc/CoreSPI_RN.pdf
CoreSPI_eval/doc/CoreSPI_UG.pdf
CoreSPI_eval/sim/
CoreSPI_eval/sim/mti_full/
CoreSPI_eval/sim/mti_full/user/
CoreSPI_eval/sim/mti_full/user/work_vhdl/
CoreSPI_eval/sim/mti_full/user/work_vhdl/_info
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_master/
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_master/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_master/behv.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_master/behv.asm
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_slave/
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_slave/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_slave/behv.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/spi_slave/behv.asm
CoreSPI_eval/sim/mti_full/user/work_vhdl/corespi/
CoreSPI_eval/sim/mti_full/user/work_vhdl/corespi/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/corespi/behv.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/corespi/behv.asm
CoreSPI_eval/sim/mti_full/user/work_vhdl/tb_vhdl/
CoreSPI_eval/sim/mti_full/user/work_vhdl/tb_vhdl/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/tb_vhdl/behv.dat
CoreSPI_eval/sim/mti_full/user/work_vhdl/tb_vhdl/behv.asm
CoreSPI_eval/sim/mti_full/user/corespi_lib/
CoreSPI_eval/sim/mti_full/user/corespi_lib/_info
CoreSPI_eval/sim/mti_full/user/corespi_lib/corespi_pkg/
CoreSPI_eval/sim/mti_full/user/corespi_lib/corespi_pkg/_primary.dat
CoreSPI_eval/sim/mti_full/user/corespi_lib/corespi_pkg/_vhdl.asm
CoreSPI_eval/sim/mti_full/user/corespi_lib/corespi_pkg/body.dat
CoreSPI_eval/sim/mti_full/user/corespi_lib/corespi_pkg/body.asm
CoreSPI_eval/sim/mti_full/user/work_vlog/
CoreSPI_eval/sim/mti_full/user/work_vlog/_info
CoreSPI_eval/sim/mti_full/user/work_vlog/spi_master/
CoreSPI_eval/sim/mti_full/user/work_vlog/spi_master/verilog.asm
CoreSPI_eval/sim/mti_full/user/work_vlog/spi_master/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vlog/spi_slave/
CoreSPI_eval/sim/mti_full/user/work_vlog/spi_slave/verilog.asm
CoreSPI_eval/sim/mti_full/user/work_vlog/spi_slave/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vlog/@c@o@r@e@s@p@i/
CoreSPI_eval/sim/mti_full/user/work_vlog/@c@o@r@e@s@p@i/_primary.vhd
CoreSPI_eval/sim/mti_full/user/work_vlog/@c@o@r@e@s@p@i/verilog.asm
CoreSPI_eval/sim/mti_full/user/work_vlog/@c@o@r@e@s@p@i/_primary.dat
CoreSPI_eval/sim/mti_full/user/work_vlog/tb_vlog/
CoreSPI_eval/sim/mti_full/user/work_vlog/tb_vlog/_primary.vhd
CoreSPI_eval/sim/mti_full/user/work_vlog/tb_vlog/verilog.asm
CoreSPI_eval/sim/mti_full/user/work_vlog/tb_vlog/_primary.dat
CoreSPI_eval/sim/mti_full/user/compvhdl.do
CoreSPI_eval/sim/mti_full/user/compvlog.do
CoreSPI_eval/sim/mti_full/user/refreshvhdl.do
CoreSPI_eval/sim/mti_full/user/refreshvlog.do
CoreSPI_eval/sim/mti_full/user/wavetb.do
CoreSPI_eval/sim/mti_full/user/runvhdl.do
CoreSPI_eval/sim/mti_full/user/runvlog.do
CoreSPI_eval/sim/mti_libero/
CoreSPI_eval/sim/mti_libero/user/
CoreSPI_eval/sim/mti_libero/user/work_vhdl/
CoreSPI_eval/sim/mti_libero/user/work_vhdl/_info
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_master/
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_master/_primary.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_master/behv.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_master/behv.psm
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_slave/
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_slave/_primary.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_slave/behv.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/spi_slave/behv.psm
CoreSPI_eval/sim/mti_libero/user/work_vhdl/corespi/
CoreSPI_eval/sim/mti_libero/user/work_vhdl/corespi/_primary.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/corespi/behv.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/corespi/behv.psm
CoreSPI_eval/sim/mti_libero/user/work_vhdl/tb_vhdl/
CoreSPI_eval/sim/mti_libero/user/work_vhdl/tb_vhdl/_primary.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/tb_vhdl/behv.dat
CoreSPI_eval/sim/mti_libero/user/work_vhdl/tb_vhdl/behv.psm
CoreSPI_eval/sim/mti_libero/user/corespi_lib/
CoreSPI_eval/sim/mti_libero/user/corespi_lib/_info
CoreSPI_eval/sim/mti_libero/user/corespi_lib/corespi_pkg/
CoreSPI_eval/sim/mti_libero/user/corespi_lib/corespi_pkg/_primary.dat
CoreSPI_eval/sim/mti_libero/user/corespi_lib/corespi_pkg/_vhdl.psm
CoreSPI_eval/sim/mti_libero/user/corespi_lib/corespi_pkg/body.dat
CoreSPI_eval/sim/mti_libero/user/corespi_lib/corespi_pkg/body.psm
CoreSPI_eval/sim/mti_libero/user/work_vlog/
CoreSPI_eval/sim/mti_libero/user/work_vlog/_info
CoreSPI_eval/sim/mti_libero/user/work_vlog/spi_master/
CoreSPI_eval/sim/mti_libero/user/work_vlog/spi_master/verilog.psm
CoreSPI_eval/sim/mti_libero/user/work_vlog/spi_master/_primary.dat
CoreSPI_eval/sim/mti_libero/user/work_vlog/spi_slave/
CoreSPI_eval/sim/mti_libero/user/work_vlog/spi_slave/verilog.psm
CoreSPI_eval/sim/mti_libero/user/work_vlog/spi_slave/_primary.dat
CoreSPI_eval/sim/mti_libero/user/work_vlog/@c@o@r@e@s@p@i/
CoreSPI_eval/sim/mti_libero/user/work_vlog/@c@o@r@e@s@p@i/_primary.vhd
CoreSPI_eval/sim/mti_libero/user/work_vlog/@c@o@r@e@s@p@i/verilo

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com