文件名称:doc1006C
介绍说明--下载内容来自于网络,使用问题请自行百度
Dual ADC with 8-bit Resolution
• 1 Gsps Sampling Rate per Channel, 2 Gsps in Interleaved Mode
• Single or 1:2 Demultiplexed Output
• LVDS Output Format (100Ω)
• 500 mVpp Analog Input (Differential Only)
• Differential or Single-ended 50Ω PECL/LVDS Compatible Clock Inputs
• Power Supply: 3.3V (Analog), 3.3V (Digital), 2.25V (Output)
• LQFP144 or LQFP-ep 144L Green Packages
• Temperature Range:
– 0°C < Tamb < 70°C (Commercial Grade)
– –40°C < Tamb < 85°C (Industrial Grade)
• 3-wire Serial Interface
– 16-bit Data, 3-bit Address
– 1:2 or 1:1 Output Demultiplexer Ratio Selection
– Full or Partial Standby Mode
– Analog Gain (± 1.5 dB) Digital Control
– Input Clock Selection
– Analog Input Switch Selection
– Synchronous Data Ready Reset
– Data Ready Delay Adjustable on Both Channels-Dual ADC with 8-bit Resolution
• 1 Gsps Sampling Rate per Channel, 2 Gsps in Interleaved Mode
• Single or 1:2 Demultiplexed Output
• LVDS Output Format (100Ω)
• 500 mVpp Analog Input (Differential Only)
• Differential or Single-ended 50Ω PECL/LVDS Compatible Clock Inputs
• Power Supply: 3.3V (Analog), 3.3V (Digital), 2.25V (Output)
• LQFP144 or LQFP-ep 144L Green Packages
• Temperature Range:
– 0°C < Tamb < 70°C (Commercial Grade)
– –40°C < Tamb < 85°C (Industrial Grade)
• 3-wire Serial Interface
– 16-bit Data, 3-bit Address
– 1:2 or 1:1 Output Demultiplexer Ratio Selection
– Full or Partial Standby Mode
– Analog Gain (± 1.5 dB) Digital Control
– Input Clock Selection
– Analog Input Switch Selection
– Synchronous Data Ready Reset
– Data Ready Delay Adjustable on Both Channels
• 1 Gsps Sampling Rate per Channel, 2 Gsps in Interleaved Mode
• Single or 1:2 Demultiplexed Output
• LVDS Output Format (100Ω)
• 500 mVpp Analog Input (Differential Only)
• Differential or Single-ended 50Ω PECL/LVDS Compatible Clock Inputs
• Power Supply: 3.3V (Analog), 3.3V (Digital), 2.25V (Output)
• LQFP144 or LQFP-ep 144L Green Packages
• Temperature Range:
– 0°C < Tamb < 70°C (Commercial Grade)
– –40°C < Tamb < 85°C (Industrial Grade)
• 3-wire Serial Interface
– 16-bit Data, 3-bit Address
– 1:2 or 1:1 Output Demultiplexer Ratio Selection
– Full or Partial Standby Mode
– Analog Gain (± 1.5 dB) Digital Control
– Input Clock Selection
– Analog Input Switch Selection
– Synchronous Data Ready Reset
– Data Ready Delay Adjustable on Both Channels-Dual ADC with 8-bit Resolution
• 1 Gsps Sampling Rate per Channel, 2 Gsps in Interleaved Mode
• Single or 1:2 Demultiplexed Output
• LVDS Output Format (100Ω)
• 500 mVpp Analog Input (Differential Only)
• Differential or Single-ended 50Ω PECL/LVDS Compatible Clock Inputs
• Power Supply: 3.3V (Analog), 3.3V (Digital), 2.25V (Output)
• LQFP144 or LQFP-ep 144L Green Packages
• Temperature Range:
– 0°C < Tamb < 70°C (Commercial Grade)
– –40°C < Tamb < 85°C (Industrial Grade)
• 3-wire Serial Interface
– 16-bit Data, 3-bit Address
– 1:2 or 1:1 Output Demultiplexer Ratio Selection
– Full or Partial Standby Mode
– Analog Gain (± 1.5 dB) Digital Control
– Input Clock Selection
– Analog Input Switch Selection
– Synchronous Data Ready Reset
– Data Ready Delay Adjustable on Both Channels
相关搜索: lvds single
(系统自动生成,下载前可以参看下载内容)
下载文件列表
doc1006C.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.