文件名称:vgaverilog
介绍说明--下载内容来自于网络,使用问题请自行百度
本程序实现了基于FPGA/CPLD的VGA显示设计,简单易懂,可以输出8种颜色,即3位RGB颜色,共8种组合。连接FPGA的VGA口和液晶等显示器即可观察实验现象。-This procedure implemented based on FPGA/CPLD' s VGA display design, easy to understand, you can output 8 colors, the three RGB colors, a total of 8 combinations. FPGA to VGA port connector and LCD monitors and other experimental phenomena can be observed.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vgaverilog/db/prev_cmp_vga_dis.asm.qmsg
vgaverilog/db/prev_cmp_vga_dis.fit.qmsg
vgaverilog/db/prev_cmp_vga_dis.map.qmsg
vgaverilog/db/prev_cmp_vga_dis.qmsg
vgaverilog/db/prev_cmp_vga_dis.tan.qmsg
vgaverilog/db/vga_dis.(0).cnf.cdb
vgaverilog/db/vga_dis.(0).cnf.hdb
vgaverilog/db/vga_dis.asm.qmsg
vgaverilog/db/vga_dis.asm_labs.ddb
vgaverilog/db/vga_dis.cbx.xml
vgaverilog/db/vga_dis.cmp.cdb
vgaverilog/db/vga_dis.cmp.hdb
vgaverilog/db/vga_dis.cmp.kpt
vgaverilog/db/vga_dis.cmp.logdb
vgaverilog/db/vga_dis.cmp.rdb
vgaverilog/db/vga_dis.cmp.tdb
vgaverilog/db/vga_dis.cmp0.ddb
vgaverilog/db/vga_dis.cmp2.ddb
vgaverilog/db/vga_dis.db_info
vgaverilog/db/vga_dis.eco.cdb
vgaverilog/db/vga_dis.fit.qmsg
vgaverilog/db/vga_dis.hier_info
vgaverilog/db/vga_dis.hif
vgaverilog/db/vga_dis.lpc.html
vgaverilog/db/vga_dis.lpc.rdb
vgaverilog/db/vga_dis.lpc.txt
vgaverilog/db/vga_dis.map.cdb
vgaverilog/db/vga_dis.map.hdb
vgaverilog/db/vga_dis.map.logdb
vgaverilog/db/vga_dis.map.qmsg
vgaverilog/db/vga_dis.pre_map.cdb
vgaverilog/db/vga_dis.pre_map.hdb
vgaverilog/db/vga_dis.rtlv.hdb
vgaverilog/db/vga_dis.rtlv_sg.cdb
vgaverilog/db/vga_dis.rtlv_sg_swap.cdb
vgaverilog/db/vga_dis.sgdiff.cdb
vgaverilog/db/vga_dis.sgdiff.hdb
vgaverilog/db/vga_dis.sld_design_entry.sci
vgaverilog/db/vga_dis.sld_design_entry_dsc.sci
vgaverilog/db/vga_dis.syn_hier_info
vgaverilog/db/vga_dis.tan.qmsg
vgaverilog/db/vga_dis.tis_db_list.ddb
vgaverilog/db/vga_dis.tmw_info
vgaverilog/db/vga_dis_global_asgn_op.abo
vgaverilog/incremental_db/compiled_partitions/vga_dis.root_partition.map.kpt
vgaverilog/incremental_db/README
vgaverilog/vga_dis.asm.rpt
vgaverilog/vga_dis.cdf
vgaverilog/vga_dis.done
vgaverilog/vga_dis.dpf
vgaverilog/vga_dis.fit.rpt
vgaverilog/vga_dis.fit.smsg
vgaverilog/vga_dis.fit.summary
vgaverilog/vga_dis.flow.rpt
vgaverilog/vga_dis.map.rpt
vgaverilog/vga_dis.map.summary
vgaverilog/vga_dis.pin
vgaverilog/vga_dis.pof
vgaverilog/vga_dis.qpf
vgaverilog/vga_dis.qsf
vgaverilog/vga_dis.qws
vgaverilog/vga_dis.sof
vgaverilog/vga_dis.tan.rpt
vgaverilog/vga_dis.tan.summary
vgaverilog/vga_dis.v
vgaverilog/vga_dis.v.bak
vgaverilog/vga_dis_assignment_defaults.qdf
vgaverilog/incremental_db/compiled_partitions
vgaverilog/db
vgaverilog/incremental_db
vgaverilog
vgaverilog/db/prev_cmp_vga_dis.fit.qmsg
vgaverilog/db/prev_cmp_vga_dis.map.qmsg
vgaverilog/db/prev_cmp_vga_dis.qmsg
vgaverilog/db/prev_cmp_vga_dis.tan.qmsg
vgaverilog/db/vga_dis.(0).cnf.cdb
vgaverilog/db/vga_dis.(0).cnf.hdb
vgaverilog/db/vga_dis.asm.qmsg
vgaverilog/db/vga_dis.asm_labs.ddb
vgaverilog/db/vga_dis.cbx.xml
vgaverilog/db/vga_dis.cmp.cdb
vgaverilog/db/vga_dis.cmp.hdb
vgaverilog/db/vga_dis.cmp.kpt
vgaverilog/db/vga_dis.cmp.logdb
vgaverilog/db/vga_dis.cmp.rdb
vgaverilog/db/vga_dis.cmp.tdb
vgaverilog/db/vga_dis.cmp0.ddb
vgaverilog/db/vga_dis.cmp2.ddb
vgaverilog/db/vga_dis.db_info
vgaverilog/db/vga_dis.eco.cdb
vgaverilog/db/vga_dis.fit.qmsg
vgaverilog/db/vga_dis.hier_info
vgaverilog/db/vga_dis.hif
vgaverilog/db/vga_dis.lpc.html
vgaverilog/db/vga_dis.lpc.rdb
vgaverilog/db/vga_dis.lpc.txt
vgaverilog/db/vga_dis.map.cdb
vgaverilog/db/vga_dis.map.hdb
vgaverilog/db/vga_dis.map.logdb
vgaverilog/db/vga_dis.map.qmsg
vgaverilog/db/vga_dis.pre_map.cdb
vgaverilog/db/vga_dis.pre_map.hdb
vgaverilog/db/vga_dis.rtlv.hdb
vgaverilog/db/vga_dis.rtlv_sg.cdb
vgaverilog/db/vga_dis.rtlv_sg_swap.cdb
vgaverilog/db/vga_dis.sgdiff.cdb
vgaverilog/db/vga_dis.sgdiff.hdb
vgaverilog/db/vga_dis.sld_design_entry.sci
vgaverilog/db/vga_dis.sld_design_entry_dsc.sci
vgaverilog/db/vga_dis.syn_hier_info
vgaverilog/db/vga_dis.tan.qmsg
vgaverilog/db/vga_dis.tis_db_list.ddb
vgaverilog/db/vga_dis.tmw_info
vgaverilog/db/vga_dis_global_asgn_op.abo
vgaverilog/incremental_db/compiled_partitions/vga_dis.root_partition.map.kpt
vgaverilog/incremental_db/README
vgaverilog/vga_dis.asm.rpt
vgaverilog/vga_dis.cdf
vgaverilog/vga_dis.done
vgaverilog/vga_dis.dpf
vgaverilog/vga_dis.fit.rpt
vgaverilog/vga_dis.fit.smsg
vgaverilog/vga_dis.fit.summary
vgaverilog/vga_dis.flow.rpt
vgaverilog/vga_dis.map.rpt
vgaverilog/vga_dis.map.summary
vgaverilog/vga_dis.pin
vgaverilog/vga_dis.pof
vgaverilog/vga_dis.qpf
vgaverilog/vga_dis.qsf
vgaverilog/vga_dis.qws
vgaverilog/vga_dis.sof
vgaverilog/vga_dis.tan.rpt
vgaverilog/vga_dis.tan.summary
vgaverilog/vga_dis.v
vgaverilog/vga_dis.v.bak
vgaverilog/vga_dis_assignment_defaults.qdf
vgaverilog/incremental_db/compiled_partitions
vgaverilog/db
vgaverilog/incremental_db
vgaverilog
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.