文件名称:uart2bus_latest.tar
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:235.35kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
UART code to connect it with PC DE board use secure CRT to display result
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart2bus/
uart2bus/branches/
uart2bus/tags/
uart2bus/trunk/
uart2bus/trunk/doc/
uart2bus/trunk/doc/UART to Bus Core Specifications.pdf
uart2bus/trunk/vhdl/
uart2bus/trunk/vhdl/bench/
uart2bus/trunk/vhdl/bench/uart2BusTop_bin_tb.vhd
uart2bus/trunk/vhdl/bench/regFileModel.vhd
uart2bus/trunk/vhdl/bench/uart2BusTop_txt_tb.vhd
uart2bus/trunk/vhdl/sim/
uart2bus/trunk/vhdl/sim/modelsim/
uart2bus/trunk/vhdl/syn/
uart2bus/trunk/vhdl/syn/xilinx/
uart2bus/trunk/vhdl/syn/xilinx/uart2bus.xise
uart2bus/trunk/vhdl/rtl/
uart2bus/trunk/vhdl/rtl/uart2BusTop.vhd
uart2bus/trunk/vhdl/rtl/uartTop.vhd
uart2bus/trunk/vhdl/rtl/baudGen.vhd
uart2bus/trunk/vhdl/rtl/uartRx.vhd
uart2bus/trunk/vhdl/rtl/uartParser.vhd
uart2bus/trunk/vhdl/rtl/uartTx.vhd
uart2bus/trunk/vhdl/test.txt
uart2bus/trunk/vhdl/test.bin
uart2bus/trunk/scilab/
uart2bus/trunk/scilab/calc_baud_gen.sce
uart2bus/trunk/verilog/
uart2bus/trunk/verilog/bench/
uart2bus/trunk/verilog/bench/timescale.v
uart2bus/trunk/verilog/bench/tb_txt_uart2bus_top.v
uart2bus/trunk/verilog/bench/tb_bin_uart2bus_top.v
uart2bus/trunk/verilog/bench/uart_tasks.v
uart2bus/trunk/verilog/bench/tb_uart2bus_top.v
uart2bus/trunk/verilog/bench/reg_file_model.v
uart2bus/trunk/verilog/sim/
uart2bus/trunk/verilog/sim/icarus/
uart2bus/trunk/verilog/sim/icarus/run.bat
uart2bus/trunk/verilog/sim/icarus/gtk.bat
uart2bus/trunk/verilog/sim/icarus/block_txt.cfg
uart2bus/trunk/verilog/sim/icarus/compile_txt.bat
uart2bus/trunk/verilog/sim/icarus/test.txt
uart2bus/trunk/verilog/sim/icarus/test.bin
uart2bus/trunk/verilog/sim/icarus/compile_bin.bat
uart2bus/trunk/verilog/sim/icarus/block_bin.cfg
uart2bus/trunk/verilog/syn/
uart2bus/trunk/verilog/syn/altera/
uart2bus/trunk/verilog/syn/altera/uart2bus_top.qsf
uart2bus/trunk/verilog/syn/altera/uart2bus.qpf
uart2bus/trunk/verilog/syn/altera/uart2bus.qws
uart2bus/trunk/verilog/syn/xilinx/
uart2bus/trunk/verilog/syn/xilinx/uart2bus.xise
uart2bus/trunk/verilog/rtl/
uart2bus/trunk/verilog/rtl/uart_rx.v
uart2bus/trunk/verilog/rtl/uart2bus_top.v
uart2bus/trunk/verilog/rtl/uart_tx.v
uart2bus/trunk/verilog/rtl/baud_gen.v
uart2bus/trunk/verilog/rtl/uart_top.v
uart2bus/trunk/verilog/rtl/uart_parser.v
uart2bus/branches/
uart2bus/tags/
uart2bus/trunk/
uart2bus/trunk/doc/
uart2bus/trunk/doc/UART to Bus Core Specifications.pdf
uart2bus/trunk/vhdl/
uart2bus/trunk/vhdl/bench/
uart2bus/trunk/vhdl/bench/uart2BusTop_bin_tb.vhd
uart2bus/trunk/vhdl/bench/regFileModel.vhd
uart2bus/trunk/vhdl/bench/uart2BusTop_txt_tb.vhd
uart2bus/trunk/vhdl/sim/
uart2bus/trunk/vhdl/sim/modelsim/
uart2bus/trunk/vhdl/syn/
uart2bus/trunk/vhdl/syn/xilinx/
uart2bus/trunk/vhdl/syn/xilinx/uart2bus.xise
uart2bus/trunk/vhdl/rtl/
uart2bus/trunk/vhdl/rtl/uart2BusTop.vhd
uart2bus/trunk/vhdl/rtl/uartTop.vhd
uart2bus/trunk/vhdl/rtl/baudGen.vhd
uart2bus/trunk/vhdl/rtl/uartRx.vhd
uart2bus/trunk/vhdl/rtl/uartParser.vhd
uart2bus/trunk/vhdl/rtl/uartTx.vhd
uart2bus/trunk/vhdl/test.txt
uart2bus/trunk/vhdl/test.bin
uart2bus/trunk/scilab/
uart2bus/trunk/scilab/calc_baud_gen.sce
uart2bus/trunk/verilog/
uart2bus/trunk/verilog/bench/
uart2bus/trunk/verilog/bench/timescale.v
uart2bus/trunk/verilog/bench/tb_txt_uart2bus_top.v
uart2bus/trunk/verilog/bench/tb_bin_uart2bus_top.v
uart2bus/trunk/verilog/bench/uart_tasks.v
uart2bus/trunk/verilog/bench/tb_uart2bus_top.v
uart2bus/trunk/verilog/bench/reg_file_model.v
uart2bus/trunk/verilog/sim/
uart2bus/trunk/verilog/sim/icarus/
uart2bus/trunk/verilog/sim/icarus/run.bat
uart2bus/trunk/verilog/sim/icarus/gtk.bat
uart2bus/trunk/verilog/sim/icarus/block_txt.cfg
uart2bus/trunk/verilog/sim/icarus/compile_txt.bat
uart2bus/trunk/verilog/sim/icarus/test.txt
uart2bus/trunk/verilog/sim/icarus/test.bin
uart2bus/trunk/verilog/sim/icarus/compile_bin.bat
uart2bus/trunk/verilog/sim/icarus/block_bin.cfg
uart2bus/trunk/verilog/syn/
uart2bus/trunk/verilog/syn/altera/
uart2bus/trunk/verilog/syn/altera/uart2bus_top.qsf
uart2bus/trunk/verilog/syn/altera/uart2bus.qpf
uart2bus/trunk/verilog/syn/altera/uart2bus.qws
uart2bus/trunk/verilog/syn/xilinx/
uart2bus/trunk/verilog/syn/xilinx/uart2bus.xise
uart2bus/trunk/verilog/rtl/
uart2bus/trunk/verilog/rtl/uart_rx.v
uart2bus/trunk/verilog/rtl/uart2bus_top.v
uart2bus/trunk/verilog/rtl/uart_tx.v
uart2bus/trunk/verilog/rtl/baud_gen.v
uart2bus/trunk/verilog/rtl/uart_top.v
uart2bus/trunk/verilog/rtl/uart_parser.v
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.