此源程序可包含verilog与vhdl任意倍数的分频，奇数偶数分频均可，均已通过验证，可直接使用。-The source code can contain multiple verilog and vhdl any frequency, both odd and even frequency, are validated and can be used directly.