文件名称:motion-estimation-sse4
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：205.24kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
Intel® SSE4 is a new set of Single Instruction Multiple Data (SIMD) instructions that will be introduced in the 45nm Next Generation Intel®
Core™ 2 processor family (Penryn) and improve the performance and energy efficiency of a broad range of applications.
This white paper describes how video encoders can utilize Intel SSE4 instructions to achieve 1.6x to 3.8x performance speedups in integer
motion vector search, a frequently used motion estimation function.-Intel® SSE4 is a new set of Single Instruction Multiple Data (SIMD) instructions that will be introduced in the 45nm Next Generation Intel®
Core™ 2 processor family (Penryn) and improve the performance and energy efficiency of a broad range of applications.
This white paper describes how video encoders can utilize Intel SSE4 instructions to achieve 1.6x to 3.8x performance speedups in integer
motion vector search, a frequently used motion estimation function.
Core™ 2 processor family (Penryn) and improve the performance and energy efficiency of a broad range of applications.
This white paper describes how video encoders can utilize Intel SSE4 instructions to achieve 1.6x to 3.8x performance speedups in integer
motion vector search, a frequently used motion estimation function.-Intel® SSE4 is a new set of Single Instruction Multiple Data (SIMD) instructions that will be introduced in the 45nm Next Generation Intel®
Core™ 2 processor family (Penryn) and improve the performance and energy efficiency of a broad range of applications.
This white paper describes how video encoders can utilize Intel SSE4 instructions to achieve 1.6x to 3.8x performance speedups in integer
motion vector search, a frequently used motion estimation function.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
motion-estimation-with-intel-streaming-simd-extensions-4-intel-sse4.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.