文件名称:LM3S615_cn
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:2.03mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
LM3S615 微控制器包含以下的产品特性:
32 位RISC 性能
- 采用为小型嵌入式应用方案而优化的32 位ARM® CortexTM M3 v7M 结构
- 可兼容Thumb® 的Thumb-2 专用指令集处理器内核,可提高代码密度
- 50-MHz 工作频率
- 硬件除法和单周期乘法
- 集成了嵌套向量中断控制器(NVIC)以提供明确的中断处理
- 29 个中断,带8 个优先级
- 存储器保护单元(MPU)为受保护的操作系统功能提供了一种特权模式
- 非对齐式的数据访问,使数据可以有效地压入内存
- 极细微的位元处理操作(atomic bit-banding)可最大限度地使用内存,并且提供
精简(streamlined)的外设控制-LM3S615 micro controller contains the following characteristics:
32 位RISC 性能
-the embedded application scheme for the small and the optimization of the 32-bit ARM ® CortexTM M3 v7M structure
-compatible with the Thumb ® Thumb-2 special instruction set processor core, can improve the code density
-50-MHz working frequency
-hardware division and single cycle the multiplication
-integrated nested vector interrupt controller (NVIC) to provide clear interrupt handling
-29 interrupt, with eight priority
-memory protection unit (MPU) for protected operating system function provides a privilege mode
-the alignment of the type data access, so that data can be effective pressure into memory
-extremely slight bit processing operation (atomic bit-banding) can maximum use of memory, and to provide
Streamline (streamlined) control of peripherals
32 位RISC 性能
- 采用为小型嵌入式应用方案而优化的32 位ARM® CortexTM M3 v7M 结构
- 可兼容Thumb® 的Thumb-2 专用指令集处理器内核,可提高代码密度
- 50-MHz 工作频率
- 硬件除法和单周期乘法
- 集成了嵌套向量中断控制器(NVIC)以提供明确的中断处理
- 29 个中断,带8 个优先级
- 存储器保护单元(MPU)为受保护的操作系统功能提供了一种特权模式
- 非对齐式的数据访问,使数据可以有效地压入内存
- 极细微的位元处理操作(atomic bit-banding)可最大限度地使用内存,并且提供
精简(streamlined)的外设控制-LM3S615 micro controller contains the following characteristics:
32 位RISC 性能
-the embedded application scheme for the small and the optimization of the 32-bit ARM ® CortexTM M3 v7M structure
-compatible with the Thumb ® Thumb-2 special instruction set processor core, can improve the code density
-50-MHz working frequency
-hardware division and single cycle the multiplication
-integrated nested vector interrupt controller (NVIC) to provide clear interrupt handling
-29 interrupt, with eight priority
-memory protection unit (MPU) for protected operating system function provides a privilege mode
-the alignment of the type data access, so that data can be effective pressure into memory
-extremely slight bit processing operation (atomic bit-banding) can maximum use of memory, and to provide
Streamline (streamlined) control of peripherals
相关搜索: LM3S615_cn.pdf
(系统自动生成,下载前可以参看下载内容)
下载文件列表
LM3S615_cn.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.