fifo/designer/impl1/newCore.ide_des
fifo/designer/impl1/QWEQW.ide_des
fifo/designer/impl1/top.ide_des
fifo/fifo.prj
fifo/simulation/modelsim.ini
fifo/simulation/modelsim.log
fifo/simulation/presynth/new@core/verilog.prw
fifo/simulation/presynth/new@core/verilog.psm
fifo/simulation/presynth/new@core/_primary.dat
fifo/simulation/presynth/new@core/_primary.dbs
fifo/simulation/presynth/new@core/_primary.vhd
fifo/simulation/presynth/testbench/verilog.prw
fifo/simulation/presynth/testbench/verilog.psm
fifo/simulation/presynth/testbench/_primary.dat
fifo/simulation/presynth/testbench/_primary.dbs
fifo/simulation/presynth/testbench/_primary.vhd
fifo/simulation/presynth/_info
fifo/simulation/presynth/_vmake
fifo/simulation/run.do
fifo/simulation/vsim.wlf
fifo/smartgen/newCore/newCore.cxf
fifo/smartgen/newCore/newCore.gen
fifo/smartgen/newCore/newCore.log
fifo/smartgen/newCore/newCore.v
fifo/smartgen/newCore_work.ixf
fifo/smartgen/smartgen.aws
fifo/stimulus/testbench.v
fifo/viewdraw/vf/project.lst
fifo/viewdraw/viewdraw.ini
fifo/designer/impl1/simulation
fifo/simulation/presynth/new@core
fifo/simulation/presynth/testbench
fifo/simulation/presynth/_temp
fifo/designer/impl1
fifo/simulation/presynth
fifo/smartgen/newCore
fifo/viewdraw/sch
fifo/viewdraw/sym
fifo/viewdraw/vf
fifo/viewdraw/wir
fifo/component
fifo/constraint
fifo/coreconsole
fifo/designer
fifo/hdl
fifo/phy_synthesis
fifo/simulation
fifo/smartgen
fifo/stimulus
fifo/synthesis
fifo/viewdraw
fifo