文件名称:five
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:10.05kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
并入串出寄存器完成双向含异步清0和同步时钟使能的4位加法器的VHDL描述,并对其进行波形仿真,确定结果正确。-
Incorporated into the string to the register to complete the two-way with asynchronous clear and synchronous clock so that the VHDL descr iption of the four adder energy and waveform simulation to determine the correct results.
Incorporated into the string to the register to complete the two-way with asynchronous clear and synchronous clock so that the VHDL descr iption of the four adder energy and waveform simulation to determine the correct results.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
实验五并入串出寄存器设计.doc
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.