文件名称:xiyiji
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：200.79kb
-
已下载：1次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
）设计一个洗衣机控制器，使洗衣机作如下运转：定时启动—〉正转20秒—〉暂停10秒—〉反转20秒—〉暂停10秒—〉定时不到，重复上面过程。
（2）若定时到，则停止，并发出音响信号。
（3）用两个数码管显示洗涤的预置时间（分钟数），按倒计时方式对洗涤过程作计时显示，直到时间到停机；洗涤过程由开始信号开始。
（4）三只LED灯表示正转、反转、暂停三个状态。
设计的主要要求是：
（1）根据设计题目要求编写相应程序代码
（2）对编写的VHDL程序代码进行编译和仿真
（3）利用实验箱完成硬件验证（可选）
（4）总结设计内容，完成课程设计说明书
-To design a washing machine controllers, washing machines for the following operation: time to start-> forward 20 seconds-> pause 10 seconds- 20 seconds> reverse-> pause 10 seconds-> Timed less than repeat the above process.
(2) If from time to time to stop and an audible signal.
(3) with two digital tube display washing preset time (minutes) washing process according to the countdown time display until the time to stop washing process from the start signal.
(4) three LED indicates the forward, reverse, pause, three states.
The main requirements of the design are:
(1) to write the appropriate code based on design topics
(2) written in VHDL code compilation and simulation.
(3) the use of the experimental box to complete the hardware verification (optional)
(4) summarizes the design and content, and completion of the course design specification
（2）若定时到，则停止，并发出音响信号。
（3）用两个数码管显示洗涤的预置时间（分钟数），按倒计时方式对洗涤过程作计时显示，直到时间到停机；洗涤过程由开始信号开始。
（4）三只LED灯表示正转、反转、暂停三个状态。
设计的主要要求是：
（1）根据设计题目要求编写相应程序代码
（2）对编写的VHDL程序代码进行编译和仿真
（3）利用实验箱完成硬件验证（可选）
（4）总结设计内容，完成课程设计说明书
-To design a washing machine controllers, washing machines for the following operation: time to start-> forward 20 seconds-> pause 10 seconds- 20 seconds> reverse-> pause 10 seconds-> Timed less than repeat the above process.
(2) If from time to time to stop and an audible signal.
(3) with two digital tube display washing preset time (minutes) washing process according to the countdown time display until the time to stop washing process from the start signal.
(4) three LED indicates the forward, reverse, pause, three states.
The main requirements of the design are:
(1) to write the appropriate code based on design topics
(2) written in VHDL code compilation and simulation.
(3) the use of the experimental box to complete the hardware verification (optional)
(4) summarizes the design and content, and completion of the course design specification
(系统自动生成,下载前可以参看下载内容)
下载文件列表
xiyiji（周小龙)/cnt10a1.vhd
xiyiji（周小龙)/cnt10a1.vhd.bak
xiyiji（周小龙)/cnt10a1.vwf
xiyiji（周小龙)/cnt5a.vhd
xiyiji（周小龙)/cnt5a.vhd.bak
xiyiji（周小龙)/cnt5a.vwf
xiyiji（周小龙)/cnt60a.vhd
xiyiji（周小龙)/cnt60a.vhd.bak
xiyiji（周小龙)/db/add_sub_lkc.tdf
xiyiji（周小龙)/db/add_sub_mkc.tdf
xiyiji（周小龙)/db/alt_u_div_gve.tdf
xiyiji（周小龙)/db/alt_u_div_kve.tdf
xiyiji（周小龙)/db/lpm_divide_05m.tdf
xiyiji（周小龙)/db/lpm_divide_25m.tdf
xiyiji（周小龙)/db/lpm_divide_tcm.tdf
xiyiji（周小龙)/db/lpm_divide_vcm.tdf
xiyiji（周小龙)/db/mux_joc.tdf
xiyiji（周小龙)/db/mux_t4d.tdf
xiyiji（周小龙)/db/prev_cmp_xiyiji.asm.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.fit.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.map.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.sim.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.tan.qmsg
xiyiji（周小龙)/db/sign_div_unsign_7kh.tdf
xiyiji（周小龙)/db/sign_div_unsign_9kh.tdf
xiyiji（周小龙)/db/wed.wsf
xiyiji（周小龙)/db/xiyiji.db_info
xiyiji（周小龙)/db/xiyiji.eco.cdb
xiyiji（周小龙)/db/xiyiji.sim_ori.vwf
xiyiji（周小龙)/db/xiyiji.sld_design_entry.sci
xiyiji（周小龙)/db/xiyijizongti.bdf
xiyiji（周小龙)/dff3xin.v
xiyiji（周小龙)/dff3xin.v.bak
xiyiji（周小龙)/jishuqi10.v
xiyiji（周小龙)/jishuqi10.v.bak
xiyiji（周小龙)/jishuqi24.v
xiyiji（周小龙)/jishuqi24.v.bak
xiyiji（周小龙)/jishuqi6.v
xiyiji（周小龙)/jishuqi60.v
xiyiji（周小龙)/jishuqi60.v.bak
xiyiji（周小龙)/jishuqi60.vwf
xiyiji（周小龙)/jishuqifen.v
xiyiji（周小龙)/jishuqifen.v.bak
xiyiji（周小龙)/seg7.v
xiyiji（周小龙)/seg7.v.bak
xiyiji（周小龙)/shumaguan.bsf
xiyiji（周小龙)/shumaguan.v
xiyiji（周小龙)/shumaguan.v.bak
xiyiji（周小龙)/shumaguan.vwf
xiyiji（周小龙)/timectr_clkdiv.bsf
xiyiji（周小龙)/timectr_clkdiv.v
xiyiji（周小龙)/timectr_clkdiv.v.bak
xiyiji（周小龙)/timectr_clkdiv.vhd
xiyiji（周小龙)/timectr_clkdiv.vwf
xiyiji（周小龙)/timeronoff_ctr.vhd
xiyiji（周小龙)/timeronoff_ctr.vhd.bak
xiyiji（周小龙)/timeronoff_ctr.vwf
xiyiji（周小龙)/timer_count.vhd
xiyiji（周小龙)/timer_count.vhd.bak
xiyiji（周小龙)/timer_count.vwf
xiyiji（周小龙)/timer_ctr.bsf
xiyiji（周小龙)/timer_ctr.vhd
xiyiji（周小龙)/timer_ctr.vwf
xiyiji（周小龙)/timer_sum.bsf
xiyiji（周小龙)/timer_sum.vhd
xiyiji（周小龙)/timer_sum.vhd.bak
xiyiji（周小龙)/xiyiji.asm.rpt
xiyiji（周小龙)/xiyiji.done
xiyiji（周小龙)/xiyiji.dpf
xiyiji（周小龙)/xiyiji.fit.rpt
xiyiji（周小龙)/xiyiji.fit.smsg
xiyiji（周小龙)/xiyiji.fit.summary
xiyiji（周小龙)/xiyiji.flow.rpt
xiyiji（周小龙)/xiyiji.map.rpt
xiyiji（周小龙)/xiyiji.map.summary
xiyiji（周小龙)/xiyiji.pin
xiyiji（周小龙)/xiyiji.pof
xiyiji（周小龙)/xiyiji.qpf
xiyiji（周小龙)/xiyiji.qsf
xiyiji（周小龙)/xiyiji.qsf.bak
xiyiji（周小龙)/xiyiji.qws
xiyiji（周小龙)/xiyiji.sim.rpt
xiyiji（周小龙)/xiyiji.sof
xiyiji（周小龙)/xiyiji.tan.rpt
xiyiji（周小龙)/xiyiji.tan.summary
xiyiji（周小龙)/xiyiji.vwf
xiyiji（周小龙)/xiyiji_assignment_defaults.qdf
xiyiji（周小龙)/烧写进开发板使用说明.doc
xiyiji（周小龙)/db
xiyiji（周小龙)
xiyiji（周小龙)/cnt10a1.vhd.bak
xiyiji（周小龙)/cnt10a1.vwf
xiyiji（周小龙)/cnt5a.vhd
xiyiji（周小龙)/cnt5a.vhd.bak
xiyiji（周小龙)/cnt5a.vwf
xiyiji（周小龙)/cnt60a.vhd
xiyiji（周小龙)/cnt60a.vhd.bak
xiyiji（周小龙)/db/add_sub_lkc.tdf
xiyiji（周小龙)/db/add_sub_mkc.tdf
xiyiji（周小龙)/db/alt_u_div_gve.tdf
xiyiji（周小龙)/db/alt_u_div_kve.tdf
xiyiji（周小龙)/db/lpm_divide_05m.tdf
xiyiji（周小龙)/db/lpm_divide_25m.tdf
xiyiji（周小龙)/db/lpm_divide_tcm.tdf
xiyiji（周小龙)/db/lpm_divide_vcm.tdf
xiyiji（周小龙)/db/mux_joc.tdf
xiyiji（周小龙)/db/mux_t4d.tdf
xiyiji（周小龙)/db/prev_cmp_xiyiji.asm.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.fit.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.map.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.sim.qmsg
xiyiji（周小龙)/db/prev_cmp_xiyiji.tan.qmsg
xiyiji（周小龙)/db/sign_div_unsign_7kh.tdf
xiyiji（周小龙)/db/sign_div_unsign_9kh.tdf
xiyiji（周小龙)/db/wed.wsf
xiyiji（周小龙)/db/xiyiji.db_info
xiyiji（周小龙)/db/xiyiji.eco.cdb
xiyiji（周小龙)/db/xiyiji.sim_ori.vwf
xiyiji（周小龙)/db/xiyiji.sld_design_entry.sci
xiyiji（周小龙)/db/xiyijizongti.bdf
xiyiji（周小龙)/dff3xin.v
xiyiji（周小龙)/dff3xin.v.bak
xiyiji（周小龙)/jishuqi10.v
xiyiji（周小龙)/jishuqi10.v.bak
xiyiji（周小龙)/jishuqi24.v
xiyiji（周小龙)/jishuqi24.v.bak
xiyiji（周小龙)/jishuqi6.v
xiyiji（周小龙)/jishuqi60.v
xiyiji（周小龙)/jishuqi60.v.bak
xiyiji（周小龙)/jishuqi60.vwf
xiyiji（周小龙)/jishuqifen.v
xiyiji（周小龙)/jishuqifen.v.bak
xiyiji（周小龙)/seg7.v
xiyiji（周小龙)/seg7.v.bak
xiyiji（周小龙)/shumaguan.bsf
xiyiji（周小龙)/shumaguan.v
xiyiji（周小龙)/shumaguan.v.bak
xiyiji（周小龙)/shumaguan.vwf
xiyiji（周小龙)/timectr_clkdiv.bsf
xiyiji（周小龙)/timectr_clkdiv.v
xiyiji（周小龙)/timectr_clkdiv.v.bak
xiyiji（周小龙)/timectr_clkdiv.vhd
xiyiji（周小龙)/timectr_clkdiv.vwf
xiyiji（周小龙)/timeronoff_ctr.vhd
xiyiji（周小龙)/timeronoff_ctr.vhd.bak
xiyiji（周小龙)/timeronoff_ctr.vwf
xiyiji（周小龙)/timer_count.vhd
xiyiji（周小龙)/timer_count.vhd.bak
xiyiji（周小龙)/timer_count.vwf
xiyiji（周小龙)/timer_ctr.bsf
xiyiji（周小龙)/timer_ctr.vhd
xiyiji（周小龙)/timer_ctr.vwf
xiyiji（周小龙)/timer_sum.bsf
xiyiji（周小龙)/timer_sum.vhd
xiyiji（周小龙)/timer_sum.vhd.bak
xiyiji（周小龙)/xiyiji.asm.rpt
xiyiji（周小龙)/xiyiji.done
xiyiji（周小龙)/xiyiji.dpf
xiyiji（周小龙)/xiyiji.fit.rpt
xiyiji（周小龙)/xiyiji.fit.smsg
xiyiji（周小龙)/xiyiji.fit.summary
xiyiji（周小龙)/xiyiji.flow.rpt
xiyiji（周小龙)/xiyiji.map.rpt
xiyiji（周小龙)/xiyiji.map.summary
xiyiji（周小龙)/xiyiji.pin
xiyiji（周小龙)/xiyiji.pof
xiyiji（周小龙)/xiyiji.qpf
xiyiji（周小龙)/xiyiji.qsf
xiyiji（周小龙)/xiyiji.qsf.bak
xiyiji（周小龙)/xiyiji.qws
xiyiji（周小龙)/xiyiji.sim.rpt
xiyiji（周小龙)/xiyiji.sof
xiyiji（周小龙)/xiyiji.tan.rpt
xiyiji（周小龙)/xiyiji.tan.summary
xiyiji（周小龙)/xiyiji.vwf
xiyiji（周小龙)/xiyiji_assignment_defaults.qdf
xiyiji（周小龙)/烧写进开发板使用说明.doc
xiyiji（周小龙)/db
xiyiji（周小龙)
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.