文件名称:simple_spi_latest.tar
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:561.9kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
- 与摩托罗拉的SPI规格兼容 - 增强摩托罗拉MC68HC11串行外设接口 - 4项深读FIFO - 4项深写入FIFO - 中断后1代,2,3或4个转移字节 - 8位WISHBONE RevB.3经典界面 - 经营的输入时钟频率范围广泛 - 静态同步设计 - 完全可合成 - 130LUTs在Spartan-II,230在ACEX LCELLs的-- Compatible with Motorola s SPI specifications
- Enhanced Motorola MC68HC11 Serial Peripheral Interface
- 4 entries deep read FIFO
- 4 entries deep write FIFO
- Interrupt generation after 1, 2, 3, or 4 transfered bytes
- 8 bit WISHBONE RevB.3 Classic interface
- Operates from a wide range of input clock frequencies
- Static synchronous design
- Fully synthesizable
- 130LUTs in a Spartan-II, 230 LCELLs in an ACEX
- Enhanced Motorola MC68HC11 Serial Peripheral Interface
- 4 entries deep read FIFO
- 4 entries deep write FIFO
- Interrupt generation after 1, 2, 3, or 4 transfered bytes
- 8 bit WISHBONE RevB.3 Classic interface
- Operates from a wide range of input clock frequencies
- Static synchronous design
- Fully synthesizable
- 130LUTs in a Spartan-II, 230 LCELLs in an ACEX
(系统自动生成,下载前可以参看下载内容)
下载文件列表
simple_spi/
simple_spi/tags/
simple_spi/tags/initial/
simple_spi/tags/initial/rtl/
simple_spi/tags/initial/rtl/verilog/
simple_spi/tags/initial/rtl/verilog/fifo4.v
simple_spi/tags/initial/rtl/verilog/simple_spi_top.v
simple_spi/branches/
simple_spi/trunk/
simple_spi/trunk/doc/
simple_spi/trunk/doc/simple_spi.pdf
simple_spi/trunk/doc/src/
simple_spi/trunk/doc/src/simple_spi.doc
simple_spi/trunk/sim/
simple_spi/trunk/sim/rtl_sim/
simple_spi/trunk/sim/rtl_sim/run/
simple_spi/trunk/sim/rtl_sim/run/simvision.sv
simple_spi/trunk/sim/rtl_sim/run/ncwork/
simple_spi/trunk/sim/rtl_sim/run/ncwork/hdl.var
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/.inca.db.148.lnx86
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/.cdsvmod
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/inca.linux.135.pak
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/inca.lnx86.148.pak
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/.inca.db.135.linux
simple_spi/trunk/sim/rtl_sim/run/ncwork/cds.lib
simple_spi/trunk/sim/rtl_sim/run/waves/
simple_spi/trunk/sim/rtl_sim/run/waves/waves.do
simple_spi/trunk/sim/rtl_sim/run/stdout.log
simple_spi/trunk/sim/rtl_sim/run/ncsim.log
simple_spi/trunk/sim/rtl_sim/run/ncvlog.log
simple_spi/trunk/sim/rtl_sim/run/Makefile
simple_spi/trunk/sim/rtl_sim/bin/
simple_spi/trunk/sim/rtl_sim/bin/Makefile
simple_spi/trunk/bench/
simple_spi/trunk/bench/verilog/
simple_spi/trunk/bench/verilog/wb_master_model.v
simple_spi/trunk/bench/verilog/spi_slave_model.v
simple_spi/trunk/bench/verilog/tst_bench_top.v
simple_spi/trunk/rtl/
simple_spi/trunk/rtl/verilog/
simple_spi/trunk/rtl/verilog/fifo4.v
simple_spi/trunk/rtl/verilog/simple_spi_top.v
simple_spi/web_uploads/
simple_spi/tags/
simple_spi/tags/initial/
simple_spi/tags/initial/rtl/
simple_spi/tags/initial/rtl/verilog/
simple_spi/tags/initial/rtl/verilog/fifo4.v
simple_spi/tags/initial/rtl/verilog/simple_spi_top.v
simple_spi/branches/
simple_spi/trunk/
simple_spi/trunk/doc/
simple_spi/trunk/doc/simple_spi.pdf
simple_spi/trunk/doc/src/
simple_spi/trunk/doc/src/simple_spi.doc
simple_spi/trunk/sim/
simple_spi/trunk/sim/rtl_sim/
simple_spi/trunk/sim/rtl_sim/run/
simple_spi/trunk/sim/rtl_sim/run/simvision.sv
simple_spi/trunk/sim/rtl_sim/run/ncwork/
simple_spi/trunk/sim/rtl_sim/run/ncwork/hdl.var
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/.inca.db.148.lnx86
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/.cdsvmod
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/inca.linux.135.pak
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/inca.lnx86.148.pak
simple_spi/trunk/sim/rtl_sim/run/ncwork/work/.inca.db.135.linux
simple_spi/trunk/sim/rtl_sim/run/ncwork/cds.lib
simple_spi/trunk/sim/rtl_sim/run/waves/
simple_spi/trunk/sim/rtl_sim/run/waves/waves.do
simple_spi/trunk/sim/rtl_sim/run/stdout.log
simple_spi/trunk/sim/rtl_sim/run/ncsim.log
simple_spi/trunk/sim/rtl_sim/run/ncvlog.log
simple_spi/trunk/sim/rtl_sim/run/Makefile
simple_spi/trunk/sim/rtl_sim/bin/
simple_spi/trunk/sim/rtl_sim/bin/Makefile
simple_spi/trunk/bench/
simple_spi/trunk/bench/verilog/
simple_spi/trunk/bench/verilog/wb_master_model.v
simple_spi/trunk/bench/verilog/spi_slave_model.v
simple_spi/trunk/bench/verilog/tst_bench_top.v
simple_spi/trunk/rtl/
simple_spi/trunk/rtl/verilog/
simple_spi/trunk/rtl/verilog/fifo4.v
simple_spi/trunk/rtl/verilog/simple_spi_top.v
simple_spi/web_uploads/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.