文件名称:Day1
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:28.45mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
有关硬件逻辑的培训教程,大家可以一块学习哦-traning
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Day1/edk/Digilent/boards/Digilent_Atlys/data/bitgen.ut_quad_spi
Day1/edk/Digilent/boards/Digilent_Atlys/data/BSB_Component.xml
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys.mpd
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys.tcl
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys.xml
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys_pins.csv
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys_v2_2_0.xbd
Day1/edk/Digilent/boards/Digilent_Atlys/data/download.cmd
Day1/edk/Digilent/boards/Digilent_Atlys/data/README.txt
Day1/edk/Digilent/boards/Digilent_Atlys/data/Soft_TEMAC_axi_ethernet_v1_00_a.ucf
Day1/edk/Digilent/boards/Digilent_Atlys/data/Soft_TEMAC_xps_ll_temac.ucf
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/BSB_Component.xml
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Digilent_Atlys.tcl
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Digilent_Atlys.xml
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Digilent_Atlys_pins.csv
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/download.cmd
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Soft_TEMAC_axi_ethernet_v1_00_a.ucf
Day1/edk/Digilent.zip
Day1/edk/edk101.pdf
Day1/edk/lab1/bitfiles/download.bit
Day1/edk/lab1/bitfiles/memory_tests_0.elf
Day1/edk/lab1/bitfiles/system.bit
Day1/edk/lab1/bitfiles/system_bd.bmm
Day1/edk/lab1/blockdiagram/system.jpg
Day1/edk/lab1/blockdiagram/system.svg
Day1/edk/lab1/clock_generator_0.log
Day1/edk/lab1/data/system.ucf
Day1/edk/lab1/etc/bitgen.ut
Day1/edk/lab1/etc/download.cmd
Day1/edk/lab1/etc/fast_runtime.opt
Day1/edk/lab1/etc/system.filters
Day1/edk/lab1/etc/system.gui
Day1/edk/lab1/hdl/axi4lite_0_wrapper.v
Day1/edk/lab1/hdl/axi4_0_wrapper.v
Day1/edk/lab1/hdl/clock_generator_0_wrapper.vhd
Day1/edk/lab1/hdl/debug_module_wrapper.vhd
Day1/edk/lab1/hdl/elaborate/clock_generator_0_v4_01_a/hdl/vhdl/clock_generator.vhd
Day1/edk/lab1/hdl/elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd
Day1/edk/lab1/hdl/mcb_ddr2_wrapper.v
Day1/edk/lab1/hdl/microblaze_0_bram_block_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_dlmb_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_d_bram_ctrl_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_ilmb_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_i_bram_ctrl_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_wrapper.vhd
Day1/edk/lab1/hdl/proc_sys_reset_0_wrapper.vhd
Day1/edk/lab1/hdl/rs232_uart_1_wrapper.vhd
Day1/edk/lab1/hdl/system.vhd
Day1/edk/lab1/hdl/system_stub.vhd
Day1/edk/lab1/platgen.log
Day1/edk/lab1/platgen.opt
Day1/edk/lab1/psf2Edward.log
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/axi_interconnect.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/axi_s6_ddrx.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/axi_uartlite.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/bram_block.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/clock_generator.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/lmb_bram_if_cntlr.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/lmb_v10.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/mdm.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/microblaze.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/proc_sys_reset.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4lite_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4lite_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/clock_generator_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/clock_generator_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/debug_module.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/debug_module.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/IMG_closeBranch.png
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/IMG_LicensedCore.bmp
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/IMG_openBranch.png
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/MCB_DDR2.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/MCB_DDR2.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_bram_block.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_bram_block.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_dlmb.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_dlmb.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_d_bram_ctrl.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_d_bram_ctrl.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_ilmb.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_ilmb.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_i_bram_ctrl.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_i_bram_ctrl.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/RS232_Uart_1.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/RS232_Uart_1.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/system_blkd.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/system_blkd.svg
Day1/edk/lab1/SDK/SDK_Export/hw/system.bit
Day1/edk/lab1/SDK/SDK_Export/hw/system.html
Day1/edk/lab1/SDK/SDK_Export/hw/system.xml
Day1/edk/lab1/SDK/SDK_Export/hw/system_bd.bmm
Day1/edk/lab1/SDK/SDK_Export/hw/system_main.html
Day1/edk/la
Day1/edk/Digilent/boards/Digilent_Atlys/data/BSB_Component.xml
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys.mpd
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys.tcl
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys.xml
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys_pins.csv
Day1/edk/Digilent/boards/Digilent_Atlys/data/Digilent_Atlys_v2_2_0.xbd
Day1/edk/Digilent/boards/Digilent_Atlys/data/download.cmd
Day1/edk/Digilent/boards/Digilent_Atlys/data/README.txt
Day1/edk/Digilent/boards/Digilent_Atlys/data/Soft_TEMAC_axi_ethernet_v1_00_a.ucf
Day1/edk/Digilent/boards/Digilent_Atlys/data/Soft_TEMAC_xps_ll_temac.ucf
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/BSB_Component.xml
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Digilent_Atlys.tcl
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Digilent_Atlys.xml
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Digilent_Atlys_pins.csv
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/download.cmd
Day1/edk/Digilent/ipxact/Digilent_Atlys/data/Soft_TEMAC_axi_ethernet_v1_00_a.ucf
Day1/edk/Digilent.zip
Day1/edk/edk101.pdf
Day1/edk/lab1/bitfiles/download.bit
Day1/edk/lab1/bitfiles/memory_tests_0.elf
Day1/edk/lab1/bitfiles/system.bit
Day1/edk/lab1/bitfiles/system_bd.bmm
Day1/edk/lab1/blockdiagram/system.jpg
Day1/edk/lab1/blockdiagram/system.svg
Day1/edk/lab1/clock_generator_0.log
Day1/edk/lab1/data/system.ucf
Day1/edk/lab1/etc/bitgen.ut
Day1/edk/lab1/etc/download.cmd
Day1/edk/lab1/etc/fast_runtime.opt
Day1/edk/lab1/etc/system.filters
Day1/edk/lab1/etc/system.gui
Day1/edk/lab1/hdl/axi4lite_0_wrapper.v
Day1/edk/lab1/hdl/axi4_0_wrapper.v
Day1/edk/lab1/hdl/clock_generator_0_wrapper.vhd
Day1/edk/lab1/hdl/debug_module_wrapper.vhd
Day1/edk/lab1/hdl/elaborate/clock_generator_0_v4_01_a/hdl/vhdl/clock_generator.vhd
Day1/edk/lab1/hdl/elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd
Day1/edk/lab1/hdl/mcb_ddr2_wrapper.v
Day1/edk/lab1/hdl/microblaze_0_bram_block_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_dlmb_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_d_bram_ctrl_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_ilmb_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_i_bram_ctrl_wrapper.vhd
Day1/edk/lab1/hdl/microblaze_0_wrapper.vhd
Day1/edk/lab1/hdl/proc_sys_reset_0_wrapper.vhd
Day1/edk/lab1/hdl/rs232_uart_1_wrapper.vhd
Day1/edk/lab1/hdl/system.vhd
Day1/edk/lab1/hdl/system_stub.vhd
Day1/edk/lab1/platgen.log
Day1/edk/lab1/platgen.opt
Day1/edk/lab1/psf2Edward.log
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/axi_interconnect.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/axi_s6_ddrx.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/axi_uartlite.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/bram_block.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/clock_generator.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/lmb_bram_if_cntlr.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/lmb_v10.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/mdm.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/microblaze.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/docs/ip/proc_sys_reset.pdf
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4lite_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4lite_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/axi4_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/clock_generator_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/clock_generator_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/debug_module.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/debug_module.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/IMG_closeBranch.png
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/IMG_LicensedCore.bmp
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/IMG_openBranch.png
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/MCB_DDR2.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/MCB_DDR2.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_bram_block.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_bram_block.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_dlmb.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_dlmb.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_d_bram_ctrl.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_d_bram_ctrl.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_ilmb.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_ilmb.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_i_bram_ctrl.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/microblaze_0_i_bram_ctrl.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/RS232_Uart_1.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/RS232_Uart_1.svg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/system_blkd.jpg
Day1/edk/lab1/SDK/SDK_Export/hw/imgs/system_blkd.svg
Day1/edk/lab1/SDK/SDK_Export/hw/system.bit
Day1/edk/lab1/SDK/SDK_Export/hw/system.html
Day1/edk/lab1/SDK/SDK_Export/hw/system.xml
Day1/edk/lab1/SDK/SDK_Export/hw/system_bd.bmm
Day1/edk/lab1/SDK/SDK_Export/hw/system_main.html
Day1/edk/la
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.