文件名称:100powertips
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1.62mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
these are the source codes for the book " 100 power tips for FPGA designers"
(系统自动生成,下载前可以参看下载内容)
下载文件列表
100powertips/src_book/13.14.15.coding/rtl/coding_style.v
100powertips/src_book/13.14.15.coding/rtl/simple.v
100powertips/src_book/13.14.15.coding/rtl/synth_support.v
100powertips/src_book/13.14.15.coding/rtl/tb.v
100powertips/src_book/13.14.15.coding/rtl
100powertips/src_book/13.14.15.coding/synth/isim.cmd
100powertips/src_book/13.14.15.coding/synth/sim1.wcfg
100powertips/src_book/13.14.15.coding/synth/sim2.wcfg
100powertips/src_book/13.14.15.coding/synth/synth.xise
100powertips/src_book/13.14.15.coding/synth/synth_support.lso
100powertips/src_book/13.14.15.coding/synth
100powertips/src_book/13.14.15.coding
100powertips/src_book/16.inference/rtl/inference.v
100powertips/src_book/16.inference/rtl
100powertips/src_book/16.inference/synth/inference.lso
100powertips/src_book/16.inference/synth/inference.ptwx
100powertips/src_book/16.inference/synth/inference.stx
100powertips/src_book/16.inference/synth/inference.unroutes
100powertips/src_book/16.inference/synth/inference.xpi
100powertips/src_book/16.inference/synth/inference_map.mrp
100powertips/src_book/16.inference/synth/netgen/map/inference_map.sdf
100powertips/src_book/16.inference/synth/netgen/map/inference_map.v
100powertips/src_book/16.inference/synth/netgen/map
100powertips/src_book/16.inference/synth/netgen/synthesis/inference_synthesis.v
100powertips/src_book/16.inference/synth/netgen/synthesis
100powertips/src_book/16.inference/synth/netgen
100powertips/src_book/16.inference/synth/synth.xise
100powertips/src_book/16.inference/synth
100powertips/src_book/16.inference
100powertips/src_book/17.mixed_verilog_vhdl/rtl/counter.vhd
100powertips/src_book/17.mixed_verilog_vhdl/rtl/tb.v
100powertips/src_book/17.mixed_verilog_vhdl/rtl/top.v
100powertips/src_book/17.mixed_verilog_vhdl/rtl
100powertips/src_book/17.mixed_verilog_vhdl/synth/isim.cmd
100powertips/src_book/17.mixed_verilog_vhdl/synth/synth.xise
100powertips/src_book/17.mixed_verilog_vhdl/synth/top.lso
100powertips/src_book/17.mixed_verilog_vhdl/synth/top.ptwx
100powertips/src_book/17.mixed_verilog_vhdl/synth/top.stx
100powertips/src_book/17.mixed_verilog_vhdl/synth/top_map.mrp
100powertips/src_book/17.mixed_verilog_vhdl/synth
100powertips/src_book/17.mixed_verilog_vhdl
100powertips/src_book/18.verilog/rtl/verilog2001.v
100powertips/src_book/18.verilog/rtl
100powertips/src_book/18.verilog/synth/synth.xise
100powertips/src_book/18.verilog/synth/verilog2001.lso
100powertips/src_book/18.verilog/synth/verilog2001.stx
100powertips/src_book/18.verilog/synth/verilog2001_map.mrp
100powertips/src_book/18.verilog/synth
100powertips/src_book/18.verilog
100powertips/src_book/20.21.clocking/cores/.lso
100powertips/src_book/20.21.clocking/cores/blk_mem.v
100powertips/src_book/20.21.clocking/cores/blk_mem.xco
100powertips/src_book/20.21.clocking/cores/clka_mmcm.v
100powertips/src_book/20.21.clocking/cores/clka_mmcm.xco
100powertips/src_book/20.21.clocking/cores/clk_dcm.v
100powertips/src_book/20.21.clocking/cores/clk_dcm.xco
100powertips/src_book/20.21.clocking/cores/clk_mmcm.v
100powertips/src_book/20.21.clocking/cores/clk_mmcm.xco
100powertips/src_book/20.21.clocking/cores/coregen.cgp
100powertips/src_book/20.21.clocking/cores
100powertips/src_book/20.21.clocking/rtl/clock_dcm.v
100powertips/src_book/20.21.clocking/rtl/clock_inference.v
100powertips/src_book/20.21.clocking/rtl/clock_mmcm.v
100powertips/src_book/20.21.clocking/rtl/clock_schemes.v
100powertips/src_book/20.21.clocking/rtl/timing_analyzer.v
100powertips/src_book/20.21.clocking/rtl
100powertips/src_book/20.21.clocking/synth/clock_dcm.lso
100powertips/src_book/20.21.clocking/synth/clock_dcm.ptwx
100powertips/src_book/20.21.clocking/synth/clock_dcm.stx
100powertips/src_book/20.21.clocking/synth/clock_dcm.ucf
100powertips/src_book/20.21.clocking/synth/clock_dcm.unroutes
100powertips/src_book/20.21.clocking/synth/clock_dcm.xpi
100powertips/src_book/20.21.clocking/synth/clock_dcm_map.mrp
100powertips/src_book/20.21.clocking/synth/clock_inference.ptwx
100powertips/src_book/20.21.clocking/synth/clock_inference.ucf
100powertips/src_book/20.21.clocking/synth/clock_inference.unroutes
100powertips/src_book/20.21.clocking/synth/clock_inference.xpi
100powertips/src_book/20.21.clocking/synth/clock_inference_map.mrp
100powertips/src_book/20.21.clocking/synth/clock_mmcm.clk_rgn
100powertips/src_book/20.21.clocking/synth/clock_mmcm.dly
100powertips/src_book/20.21.clocking/synth/clock_mmcm.lso
100powertips/src_book/20.21.clocking/synth/clock_mmcm.ptwx
100powertips/src_book/20.21.clocking/synth/clock_mmcm.pwr
100powertips/src_book/20.21.clocking/synth/clock_mmcm.stx
100powertips/src_book/20.21.clocking/synth/clock_mmcm.unroutes
100powertips/src_book/20.21.clocking/synth/clock_mmcm.xpi
100powertips/src_book/20.21.clocking/synth/clock_mmcm_map.mrp
100powertips/src_book/20.21.clocking/synth/netgen/par/clock_mmcm_timesim.sdf
100powertips/src_book/20.21.clocking/synth/netgen/par/clock_mmcm_timesim.v
100powertips/src_book/20.21.clocking/synth/netgen/par
100powertips/src_book/20.21.clocking/synth/netgen
100powertips/src_book/20.21.clocking/synth/planAhead_run_1/synth.data/constrs_1
100powertips/
100powertips/src_book/13.14.15.coding/rtl/simple.v
100powertips/src_book/13.14.15.coding/rtl/synth_support.v
100powertips/src_book/13.14.15.coding/rtl/tb.v
100powertips/src_book/13.14.15.coding/rtl
100powertips/src_book/13.14.15.coding/synth/isim.cmd
100powertips/src_book/13.14.15.coding/synth/sim1.wcfg
100powertips/src_book/13.14.15.coding/synth/sim2.wcfg
100powertips/src_book/13.14.15.coding/synth/synth.xise
100powertips/src_book/13.14.15.coding/synth/synth_support.lso
100powertips/src_book/13.14.15.coding/synth
100powertips/src_book/13.14.15.coding
100powertips/src_book/16.inference/rtl/inference.v
100powertips/src_book/16.inference/rtl
100powertips/src_book/16.inference/synth/inference.lso
100powertips/src_book/16.inference/synth/inference.ptwx
100powertips/src_book/16.inference/synth/inference.stx
100powertips/src_book/16.inference/synth/inference.unroutes
100powertips/src_book/16.inference/synth/inference.xpi
100powertips/src_book/16.inference/synth/inference_map.mrp
100powertips/src_book/16.inference/synth/netgen/map/inference_map.sdf
100powertips/src_book/16.inference/synth/netgen/map/inference_map.v
100powertips/src_book/16.inference/synth/netgen/map
100powertips/src_book/16.inference/synth/netgen/synthesis/inference_synthesis.v
100powertips/src_book/16.inference/synth/netgen/synthesis
100powertips/src_book/16.inference/synth/netgen
100powertips/src_book/16.inference/synth/synth.xise
100powertips/src_book/16.inference/synth
100powertips/src_book/16.inference
100powertips/src_book/17.mixed_verilog_vhdl/rtl/counter.vhd
100powertips/src_book/17.mixed_verilog_vhdl/rtl/tb.v
100powertips/src_book/17.mixed_verilog_vhdl/rtl/top.v
100powertips/src_book/17.mixed_verilog_vhdl/rtl
100powertips/src_book/17.mixed_verilog_vhdl/synth/isim.cmd
100powertips/src_book/17.mixed_verilog_vhdl/synth/synth.xise
100powertips/src_book/17.mixed_verilog_vhdl/synth/top.lso
100powertips/src_book/17.mixed_verilog_vhdl/synth/top.ptwx
100powertips/src_book/17.mixed_verilog_vhdl/synth/top.stx
100powertips/src_book/17.mixed_verilog_vhdl/synth/top_map.mrp
100powertips/src_book/17.mixed_verilog_vhdl/synth
100powertips/src_book/17.mixed_verilog_vhdl
100powertips/src_book/18.verilog/rtl/verilog2001.v
100powertips/src_book/18.verilog/rtl
100powertips/src_book/18.verilog/synth/synth.xise
100powertips/src_book/18.verilog/synth/verilog2001.lso
100powertips/src_book/18.verilog/synth/verilog2001.stx
100powertips/src_book/18.verilog/synth/verilog2001_map.mrp
100powertips/src_book/18.verilog/synth
100powertips/src_book/18.verilog
100powertips/src_book/20.21.clocking/cores/.lso
100powertips/src_book/20.21.clocking/cores/blk_mem.v
100powertips/src_book/20.21.clocking/cores/blk_mem.xco
100powertips/src_book/20.21.clocking/cores/clka_mmcm.v
100powertips/src_book/20.21.clocking/cores/clka_mmcm.xco
100powertips/src_book/20.21.clocking/cores/clk_dcm.v
100powertips/src_book/20.21.clocking/cores/clk_dcm.xco
100powertips/src_book/20.21.clocking/cores/clk_mmcm.v
100powertips/src_book/20.21.clocking/cores/clk_mmcm.xco
100powertips/src_book/20.21.clocking/cores/coregen.cgp
100powertips/src_book/20.21.clocking/cores
100powertips/src_book/20.21.clocking/rtl/clock_dcm.v
100powertips/src_book/20.21.clocking/rtl/clock_inference.v
100powertips/src_book/20.21.clocking/rtl/clock_mmcm.v
100powertips/src_book/20.21.clocking/rtl/clock_schemes.v
100powertips/src_book/20.21.clocking/rtl/timing_analyzer.v
100powertips/src_book/20.21.clocking/rtl
100powertips/src_book/20.21.clocking/synth/clock_dcm.lso
100powertips/src_book/20.21.clocking/synth/clock_dcm.ptwx
100powertips/src_book/20.21.clocking/synth/clock_dcm.stx
100powertips/src_book/20.21.clocking/synth/clock_dcm.ucf
100powertips/src_book/20.21.clocking/synth/clock_dcm.unroutes
100powertips/src_book/20.21.clocking/synth/clock_dcm.xpi
100powertips/src_book/20.21.clocking/synth/clock_dcm_map.mrp
100powertips/src_book/20.21.clocking/synth/clock_inference.ptwx
100powertips/src_book/20.21.clocking/synth/clock_inference.ucf
100powertips/src_book/20.21.clocking/synth/clock_inference.unroutes
100powertips/src_book/20.21.clocking/synth/clock_inference.xpi
100powertips/src_book/20.21.clocking/synth/clock_inference_map.mrp
100powertips/src_book/20.21.clocking/synth/clock_mmcm.clk_rgn
100powertips/src_book/20.21.clocking/synth/clock_mmcm.dly
100powertips/src_book/20.21.clocking/synth/clock_mmcm.lso
100powertips/src_book/20.21.clocking/synth/clock_mmcm.ptwx
100powertips/src_book/20.21.clocking/synth/clock_mmcm.pwr
100powertips/src_book/20.21.clocking/synth/clock_mmcm.stx
100powertips/src_book/20.21.clocking/synth/clock_mmcm.unroutes
100powertips/src_book/20.21.clocking/synth/clock_mmcm.xpi
100powertips/src_book/20.21.clocking/synth/clock_mmcm_map.mrp
100powertips/src_book/20.21.clocking/synth/netgen/par/clock_mmcm_timesim.sdf
100powertips/src_book/20.21.clocking/synth/netgen/par/clock_mmcm_timesim.v
100powertips/src_book/20.21.clocking/synth/netgen/par
100powertips/src_book/20.21.clocking/synth/netgen
100powertips/src_book/20.21.clocking/synth/planAhead_run_1/synth.data/constrs_1
100powertips/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.