CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:vga_lcd

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [C/C++] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    597.38kb
  • 已下载：
    0次
  • 提 供 者：
    X***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

VGA/LCD控制 ip核，支持 CRT LCD,支持多种色彩方案。-VGA/LCD control ip core, support CRT LCD, supports a variety of color schemes.
相关搜索： lcd vga IP核 fpga vga

(系统自动生成,下载前可以参看下载内容)

下载文件列表

vga_lcd/bench/CVS/Entries
vga_lcd/bench/CVS/Repository
vga_lcd/bench/CVS/Root
vga_lcd/bench/verilog/CVS/Entries
vga_lcd/bench/verilog/CVS/Repository
vga_lcd/bench/verilog/CVS/Root
vga_lcd/bench/verilog/sync_check.v
vga_lcd/bench/verilog/tests.v
vga_lcd/bench/verilog/test_bench_top.v
vga_lcd/bench/verilog/wb_b3_check.v
vga_lcd/bench/verilog/wb_mast_model.v
vga_lcd/bench/verilog/wb_model_defines.v
vga_lcd/bench/verilog/wb_slv_model.v
vga_lcd/CVS/Entries
vga_lcd/CVS/Repository
vga_lcd/CVS/Root
vga_lcd/doc/CVS/Entries
vga_lcd/doc/CVS/Repository
vga_lcd/doc/CVS/Root
vga_lcd/doc/src/CVS/Entries
vga_lcd/doc/src/CVS/Repository
vga_lcd/doc/src/CVS/Root
vga_lcd/doc/src/vga_core_enh.doc
vga_lcd/doc/vga_core.pdf
vga_lcd/rtl/CVS/Entries
vga_lcd/rtl/CVS/Repository
vga_lcd/rtl/CVS/Root
vga_lcd/rtl/hdl/CVS/Entries
vga_lcd/rtl/hdl/CVS/Repository
vga_lcd/rtl/hdl/CVS/Root
vga_lcd/rtl/verilog/CVS/Entries
vga_lcd/rtl/verilog/CVS/Repository
vga_lcd/rtl/verilog/CVS/Root
vga_lcd/rtl/verilog/generic_dpram.v
vga_lcd/rtl/verilog/generic_spram.v
vga_lcd/rtl/verilog/timescale.v
vga_lcd/rtl/verilog/vga_clkgen.v
vga_lcd/rtl/verilog/vga_colproc.v
vga_lcd/rtl/verilog/vga_csm_pb.v
vga_lcd/rtl/verilog/vga_curproc.v
vga_lcd/rtl/verilog/vga_cur_cregs.v
vga_lcd/rtl/verilog/vga_defines.v
vga_lcd/rtl/verilog/vga_enh_top.v
vga_lcd/rtl/verilog/vga_fifo.v
vga_lcd/rtl/verilog/vga_fifo_dc.v
vga_lcd/rtl/verilog/vga_pgen.v
vga_lcd/rtl/verilog/vga_tgen.v
vga_lcd/rtl/verilog/vga_vtim.v
vga_lcd/rtl/verilog/vga_wb_master.v
vga_lcd/rtl/verilog/vga_wb_slave.v
vga_lcd/rtl/vhdl/colproc.vhd
vga_lcd/rtl/vhdl/counter.vhd
vga_lcd/rtl/vhdl/csm_pb.vhd
vga_lcd/rtl/vhdl/CVS/Entries
vga_lcd/rtl/vhdl/CVS/Repository
vga_lcd/rtl/vhdl/CVS/Root
vga_lcd/rtl/vhdl/dpm.vhd
vga_lcd/rtl/vhdl/fifo.vhd
vga_lcd/rtl/vhdl/fifo_dc.vhd
vga_lcd/rtl/vhdl/pgen.vhd
vga_lcd/rtl/vhdl/tgen.vhd
vga_lcd/rtl/vhdl/vga.vhd
vga_lcd/rtl/vhdl/vga_and_clut.vhd
vga_lcd/rtl/vhdl/vga_and_clut_tstbench.vhd
vga_lcd/rtl/vhdl/vtim.vhd
vga_lcd/rtl/vhdl/wb_master.vhd
vga_lcd/rtl/vhdl/wb_slave.vhd
vga_lcd/sim/CVS/Entries
vga_lcd/sim/CVS/Repository
vga_lcd/sim/CVS/Root
vga_lcd/sim/rtl_sim/bin/CVS/Entries
vga_lcd/sim/rtl_sim/bin/CVS/Repository
vga_lcd/sim/rtl_sim/bin/CVS/Root
vga_lcd/sim/rtl_sim/bin/Makefile
vga_lcd/sim/rtl_sim/CVS/Entries
vga_lcd/sim/rtl_sim/CVS/Repository
vga_lcd/sim/rtl_sim/CVS/Root
vga_lcd/sim/rtl_sim/run/CVS/Entries
vga_lcd/sim/rtl_sim/run/CVS/Repository
vga_lcd/sim/rtl_sim/run/CVS/Root
vga_lcd/software/CVS/Entries
vga_lcd/software/CVS/Repository
vga_lcd/software/CVS/Root
vga_lcd/software/drivers/CVS/Entries
vga_lcd/software/drivers/CVS/Repository
vga_lcd/software/drivers/CVS/Root
vga_lcd/software/include/CVS/Entries
vga_lcd/software/include/CVS/Repository
vga_lcd/software/include/CVS/Root
vga_lcd/software/include/oc_vga_lcd.h
vga_lcd/syn/bin/comp.dc
vga_lcd/syn/bin/CVS/Entries
vga_lcd/syn/bin/CVS/Repository
vga_lcd/syn/bin/CVS/Root
vga_lcd/syn/bin/design_spec.dc
vga_lcd/syn/bin/lib_spec.dc
vga_lcd/syn/bin/read.dc
vga_lcd/syn/CVS/Entries
vga_lcd/syn/CVS/Repository
vga_lcd/syn/CVS/Root
vga_lcd/syn/log/CVS/Entries
vga_lcd/syn/log/CVS/Repository
vga_lcd/syn/log/CVS/Root
vga_lcd/syn/out/CVS/Entries
vga_lcd/syn/out/CVS/Repository
vga_lcd/syn/out/CVS/Root
vga_lcd/syn/run/CVS/Entries
vga_lcd/syn/run/CVS/Repository
vga_lcd/syn/run/CVS/Root
vga_lcd/sim/rtl_sim/bin/CVS
vga_lcd/sim/rtl_sim/run/CVS
vga_lcd/bench/verilog/CVS
vga_lcd/doc/src/CVS
vga_lcd/rtl/hdl/CVS
vga_lcd/rtl/verilog/CVS
vga_lcd/rtl/vhdl/CVS
vga_lcd/sim/rtl_sim/bin
vga_lcd/sim/rtl_sim/CVS
vga_lcd/sim/rtl_sim/run
vga_lcd/software/drivers/CVS
vga_lcd/software/include/CVS
vga_lcd/syn/bin/CVS
vga_lcd/syn/log/CVS
vga_lcd/syn/out/CVS
vga_lcd/syn/run/CVS
vga_lcd/bench/CVS
vga_lcd/bench/verilog
vga_lcd/doc/CVS
vga_lcd/doc/src
vga_lcd/rtl/CVS
vga_lcd/rtl/hdl
vga_lcd/rtl/verilog
vga_lcd/rtl/vhdl
vga_lcd/sim/CVS
vga_lcd/sim/rtl_sim
vga_lcd/software/CVS
vga_lcd/software/drivers
vga_lcd/software/include
vga_lcd/syn/bin
vga_lcd/syn/CVS
vga_lcd/syn/log
vga_lcd/syn/out
vga_lcd/syn/run
vga_lcd/bench
vga_lcd/CVS
vga_lcd/doc
vga_lcd/rtl
vga_lcd/sim
vga_lcd/software
vga_lcd/syn
vga_lcd

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com