- Infrared_tube_classic_hardware_development_documen Infrared tube classic hardware development documents硬件开发红外对管经典文档
- STM32F103ZET6-SD-Waveform-recorder STM32F103ZET6 神舟III号开发板 四通道数据采集 SD卡储存 MDK IAR 工程文件 通过板在外部256K的SRAM 缓存 1ms采集一个点 一次采集可持续64S时间 采集完毕输出为TXT文件 可用origin做分析 基于3.5官方库 和FATFS0.09
- jdownload jDownload是一个设计良好
- ShowQQIp_Detour_gdi_src 2014版QQ个性显IP VC源码
- jyplhz 用java做的一个简单的学生入学报名系统的登记表
- LMT70_LCD1602 lmt70测温模块在stm32f103平台上用LCD1602显示的程序(Lmt70 temperature measurement module on STM32F103 platform with LCD1602 display program)
文件名称:PLLDesign
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:21.02mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
PLL VHDL Source File
(系统自动生成,下载前可以参看下载内容)
下载文件列表
PLLDesign/
PLLDesign/accsigned36bit.asy
PLLDesign/accsigned36bit.ngc
PLLDesign/accsigned36bit.sym
PLLDesign/accsigned36bit.v
PLLDesign/accsigned36bit.veo
PLLDesign/accsigned36bit.vhd
PLLDesign/accsigned36bit.vho
PLLDesign/accsigned36bit.xco
PLLDesign/addsigned24bit.asy
PLLDesign/addsigned24bit.ngc
PLLDesign/addsigned24bit.sym
PLLDesign/addsigned24bit.v
PLLDesign/addsigned24bit.veo
PLLDesign/addsigned24bit.vhd
PLLDesign/addsigned24bit.vho
PLLDesign/addsigned24bit.xco
PLLDesign/addsigned24bit_flist.txt
PLLDesign/addsigned24bit_readme.txt
PLLDesign/addsigned24bit_xmdf.tcl
PLLDesign/Coff/
PLLDesign/Coff/MFLPFCoff12bit.coe
PLLDesign/complexmultiplier.asy
PLLDesign/complexmultiplier.ngc
PLLDesign/complexmultiplier.sym
PLLDesign/complexmultiplier.v
PLLDesign/complexmultiplier.veo
PLLDesign/complexmultiplier.vhd
PLLDesign/complexmultiplier.vho
PLLDesign/complexmultiplier.xco
PLLDesign/compxlib.cfg
PLLDesign/compxlib.log
PLLDesign/compxlib.log.bak
PLLDesign/cordictranslate12bit.asy
PLLDesign/cordictranslate12bit.edn
PLLDesign/cordictranslate12bit.ngo
PLLDesign/cordictranslate12bit.sym
PLLDesign/cordictranslate12bit.v
PLLDesign/cordictranslate12bit.veo
PLLDesign/cordictranslate12bit.vhd
PLLDesign/cordictranslate12bit.vho
PLLDesign/cordictranslate12bit.xco
PLLDesign/dcm1.vhd
PLLDesign/dcm1.xaw
PLLDesign/dcm1_arwz.ucf
PLLDesign/DemodTFU.vhd
PLLDesign/hex_mfdecifir.mif
PLLDesign/LockDetection.vhd
PLLDesign/mfdecifir.asy
PLLDesign/mfdecifir.edn
PLLDesign/mfdecifir.mif
PLLDesign/mfdecifir.ngo
PLLDesign/mfdecifir.sym
PLLDesign/mfdecifir.v
PLLDesign/mfdecifir.veo
PLLDesign/mfdecifir.vhd
PLLDesign/mfdecifir.vho
PLLDesign/mfdecifir.xco
PLLDesign/mfdecifirCOEFF_auto0.mif
PLLDesign/mfdecifirCOEFF_auto1.mif
PLLDesign/mfdecifirCOEFF_auto2.mif
PLLDesign/mfdecifirCOEFF_auto3.mif
PLLDesign/mfdecifircoef_offset_rom.mif
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1.ngc
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_da_fir_v9_0_xst.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_da_fir_v9_0_xst.ngo
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_1.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_2.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_3.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_4.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl03.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl04.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_
PLLDesign/accsigned36bit.asy
PLLDesign/accsigned36bit.ngc
PLLDesign/accsigned36bit.sym
PLLDesign/accsigned36bit.v
PLLDesign/accsigned36bit.veo
PLLDesign/accsigned36bit.vhd
PLLDesign/accsigned36bit.vho
PLLDesign/accsigned36bit.xco
PLLDesign/addsigned24bit.asy
PLLDesign/addsigned24bit.ngc
PLLDesign/addsigned24bit.sym
PLLDesign/addsigned24bit.v
PLLDesign/addsigned24bit.veo
PLLDesign/addsigned24bit.vhd
PLLDesign/addsigned24bit.vho
PLLDesign/addsigned24bit.xco
PLLDesign/addsigned24bit_flist.txt
PLLDesign/addsigned24bit_readme.txt
PLLDesign/addsigned24bit_xmdf.tcl
PLLDesign/Coff/
PLLDesign/Coff/MFLPFCoff12bit.coe
PLLDesign/complexmultiplier.asy
PLLDesign/complexmultiplier.ngc
PLLDesign/complexmultiplier.sym
PLLDesign/complexmultiplier.v
PLLDesign/complexmultiplier.veo
PLLDesign/complexmultiplier.vhd
PLLDesign/complexmultiplier.vho
PLLDesign/complexmultiplier.xco
PLLDesign/compxlib.cfg
PLLDesign/compxlib.log
PLLDesign/compxlib.log.bak
PLLDesign/cordictranslate12bit.asy
PLLDesign/cordictranslate12bit.edn
PLLDesign/cordictranslate12bit.ngo
PLLDesign/cordictranslate12bit.sym
PLLDesign/cordictranslate12bit.v
PLLDesign/cordictranslate12bit.veo
PLLDesign/cordictranslate12bit.vhd
PLLDesign/cordictranslate12bit.vho
PLLDesign/cordictranslate12bit.xco
PLLDesign/dcm1.vhd
PLLDesign/dcm1.xaw
PLLDesign/dcm1_arwz.ucf
PLLDesign/DemodTFU.vhd
PLLDesign/hex_mfdecifir.mif
PLLDesign/LockDetection.vhd
PLLDesign/mfdecifir.asy
PLLDesign/mfdecifir.edn
PLLDesign/mfdecifir.mif
PLLDesign/mfdecifir.ngo
PLLDesign/mfdecifir.sym
PLLDesign/mfdecifir.v
PLLDesign/mfdecifir.veo
PLLDesign/mfdecifir.vhd
PLLDesign/mfdecifir.vho
PLLDesign/mfdecifir.xco
PLLDesign/mfdecifirCOEFF_auto0.mif
PLLDesign/mfdecifirCOEFF_auto1.mif
PLLDesign/mfdecifirCOEFF_auto2.mif
PLLDesign/mfdecifirCOEFF_auto3.mif
PLLDesign/mfdecifircoef_offset_rom.mif
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1.ngc
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_da_fir_v9_0_xst.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_da_fir_v9_0_xst.ngo
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_1.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_2.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_3.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_c_dist_mem_v7_1_xst_4.edn
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_2/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemdp_v6_3/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/blkmemsp_v6_2/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl03.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_addsub_v8_0/sub00/vhpl04.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/hdllib.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/hdpdeps.ref
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/vhpl00.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/vhpl01.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_1_xsd/c_compare_v8_0/sub00/vhpl02.vho
PLLDesign/mfdecifir_fir_compiler_v1_0_xst_
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.