文件名称:Sender
介绍说明--下载内容来自于网络,使用问题请自行百度
直序扩频通信发送部分的源代码,用verilog编的,包括信源模块、扩频模块、极性变换模块和DDS调制模块-Direct sequence spread spectrum communication sent part of the source code, compiled with verilog source modules, spread spectrum modules, polarity transform module and DDS modulation module
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Sender_5_21/Sender/Sender.prj
Sender_5_21/Sender/Sender_summary.html
Sender_5_21/Sender/clk_generator.v
Sender_5_21/Sender/my_dcm1.xaw
Sender_5_21/Sender/my_dcm2.xaw
Sender_5_21/Sender/contral.v
Sender_5_21/Sender/D_ff.v
Sender_5_21/Sender/cnt.v
Sender_5_21/Sender/data.v
Sender_5_21/Sender/pn32.v
Sender_5_21/Sender/spsp.v
Sender_5_21/Sender/polar.v
Sender_5_21/Sender/_xmsgs/ngdbuild.xmsgs
Sender_5_21/Sender/_xmsgs/map.xmsgs
Sender_5_21/Sender/_xmsgs/par.xmsgs
Sender_5_21/Sender/_xmsgs/trce.xmsgs
Sender_5_21/Sender/_xmsgs/netgen.xmsgs
Sender_5_21/Sender/_xmsgs/xst.xmsgs
Sender_5_21/Sender/Sender.ise_ISE_Backup
Sender_5_21/Sender/carrier.v
Sender_5_21/Sender/Sender.ise
Sender_5_21/Sender/sin_coe.coe
Sender_5_21/Sender/sine_rom.asy
Sender_5_21/Sender/STD_OUTPUT
Sender_5_21/Sender/blk_mem_gen_ds512.pdf
Sender_5_21/Sender/blk_mem_gen_release_notes.txt
Sender_5_21/Sender/xst/work/vlg17/my__rom.bin
Sender_5_21/Sender/xst/work/vlg45/cnt.bin
Sender_5_21/Sender/xst/work/vlg5F/_d__ff.bin
Sender_5_21/Sender/xst/work/vlg7B/multiplier.bin
Sender_5_21/Sender/xst/work/vlg66/local__carrier.bin
Sender_5_21/Sender/xst/work/vlg72/data.bin
Sender_5_21/Sender/xst/work/vlg1B/contral.bin
Sender_5_21/Sender/xst/work/vlg4C/clk__generator.bin
Sender_5_21/Sender/xst/work/vlg2E/_spread_spectrum.bin
Sender_5_21/Sender/xst/work/vlg29/_sender.bin
Sender_5_21/Sender/xst/work/hdllib.ref
Sender_5_21/Sender/xst/work/vlg23/my__dcm2.bin
Sender_5_21/Sender/xst/work/vlg22/my__dcm1.bin
Sender_5_21/Sender/xst/work/vlg36/mod2.bin
Sender_5_21/Sender/xst/work/vlg01/inversion.bin
Sender_5_21/Sender/xst/work/vlg5E/_p_n.bin
Sender_5_21/Sender/xst/work/vlg46/spsp.bin
Sender_5_21/Sender/xst/work/vlg47/modulate.bin
Sender_5_21/Sender/xst/work/vlg60/sine__rom.bin
Sender_5_21/Sender/xst/dump.xst/Sender.prj/ntrc.scr
Sender_5_21/Sender/sine_rom.vhd
Sender_5_21/Sender/sine_rom.vho
Sender_5_21/Sender/sine_rom.v
Sender_5_21/Sender/sine_rom.veo
Sender_5_21/Sender/sine_rom.sym
Sender_5_21/Sender/my_dcm1.v
Sender_5_21/Sender/sine_rom.xco
Sender_5_21/Sender/sine_rom_flist.txt
Sender_5_21/Sender/.lso
Sender_5_21/Sender/carrier.ngo
Sender_5_21/Sender/templates/coregen.xml
Sender_5_21/Sender/multiplier_mult_gen_v8_0_xst_1.ngc
Sender_5_21/Sender/multiplier.edn
Sender_5_21/Sender/multiplier.vhd
Sender_5_21/Sender/multiplier.vho
Sender_5_21/Sender/multiplier.v
Sender_5_21/Sender/multiplier.veo
Sender_5_21/Sender/multiplier.sym
Sender_5_21/Sender/Sender.v
Sender_5_21/Sender/multiplier.xco
Sender_5_21/Sender/multiplier_flist.txt
Sender_5_21/Sender/Sender.xst
Sender_5_21/Sender/vsim.wlf
Sender_5_21/Sender/multiplier.asy
Sender_5_21/Sender/SpreadSpectrum_vhdl.prj
Sender_5_21/Sender/backup/Spread_Spectrum.srr
Sender_5_21/Sender/backup/Sender.srr
Sender_5_21/Sender/Sender_vhdl.prj
Sender_5_21/Sender/Sender.ngr
Sender_5_21/Sender/xaw2verilog.log
Sender_5_21/Sender/my_dcm1_arwz.ucf
Sender_5_21/Sender/my_dcm2_arwz.ucf
Sender_5_21/Sender/my_dcm2.v
Sender_5_21/Sender/Sender.lso
Sender_5_21/Sender/Sender.cmd_log
Sender_5_21/Sender/run_options.txt
Sender_5_21/Sender/Sender.ntrc_log
Sender_5_21/Sender/Sender.syr
Sender_5_21/Sender/multiplier.ngo
Sender_5_21/Sender/my_rom.mif
Sender_5_21/Sender/verif/clk_generator.vif
Sender_5_21/Sender/verif/Spread_Spectrum.vif
Sender_5_21/Sender/verif/SpreadSpectrum.vif
Sender_5_21/Sender/verif/local_carrier.vif
Sender_5_21/Sender/verif/local_carrier_bb.v
Sender_5_21/Sender/verif/Sender.vif
Sender_5_21/Sender/verif/Sender_bb.v
Sender_5_21/Sender/clk_generator.htm
Sender_5_21/Sender/clk_generator.srs
Sender_5_21/Sender/Sender.ngc
Sender_5_21/Sender/contral.prj
Sender_5_21/Sender/clk_generator.sap
Sender_5_21/Sender/clk_generator.fse
Sender_5_21/Sender/clk_generator.szr
Sender_5_21/Sender/AutoConstraint_clk_generator.sdc
Sender_5_21/Sender/Sender.htm
Sender_5_21/Sender/my_rom.asy
Sender_5_21/Sender/Sender.ucf
Sender_5_21/Sender/my_rom.xco
Sender_5_21/Sender/clk_generator.map
Sender_5_21/Sender/Spread_Spectrum.srs
Sender_5_21/Sender/synplicity.ucf
Sender_5_21/Sender/Spread_Spectrum.htm
Sender_5_21/Sender/test_Sender_top.v
Sender_5_21/Sender/test_Sender_top_v.udo
Sender_5_21/Sender/Spread_Spectrum.sap
Sender_5_21/Sender/transcript
Sender_5_21/Sender/work/_info
Sender_5_21/Sender/work/_temp/vlogiqzi7g
Sender_5_21/Sender/work/_temp/vlogi74iqe
Sender_5_21/Sender/work/_vmake
Sender_5_21/Sender/work/sine_rom/_primary.vhd
Sender_5_21/Sender/work/sine_rom/verilog.asm
Sender_5_21/Sender/work/sine_rom/verilog.rw
Sender_5_21/Sender/work/sine_rom/_primary.dbs
Sender_5_21/Sender/work/sine_rom/_primary.dat
Sender_5_21/Sender/work/my_rom/_primary.vhd
Sender_5_21/Sender/work/my_rom/verilog.asm
Sender_5_21/Sender/work/my_rom/verilog.rw
Sender_5_21/Sender/work/my_rom/_primary.dbs
Sender_5_21/Sender/work/my_rom/_primary.dat
Sender_5_21/Sender/work/my_dcm2/_primary.vhd
Sender_5_21/Sender/work/my_dcm2/verilog.asm
Sender_5_21/Sender/work/my_dcm2/verilog.rw
Sender_5_21/Sender/work/my_dcm2/_primary.dbs
Sender_5_21/Sender/work/my_dcm2/_primary.dat
Sender_5_21/Sender/work/my_dcm1/_primary.vhd
Sender_5_21/Sender/work/my_dcm1/verilog.asm
Sender_5_21/Sender/work/my_dcm1/verilog.rw
Sender_5_21/Sender/wo
Sender_5_21/Sender/Sender_summary.html
Sender_5_21/Sender/clk_generator.v
Sender_5_21/Sender/my_dcm1.xaw
Sender_5_21/Sender/my_dcm2.xaw
Sender_5_21/Sender/contral.v
Sender_5_21/Sender/D_ff.v
Sender_5_21/Sender/cnt.v
Sender_5_21/Sender/data.v
Sender_5_21/Sender/pn32.v
Sender_5_21/Sender/spsp.v
Sender_5_21/Sender/polar.v
Sender_5_21/Sender/_xmsgs/ngdbuild.xmsgs
Sender_5_21/Sender/_xmsgs/map.xmsgs
Sender_5_21/Sender/_xmsgs/par.xmsgs
Sender_5_21/Sender/_xmsgs/trce.xmsgs
Sender_5_21/Sender/_xmsgs/netgen.xmsgs
Sender_5_21/Sender/_xmsgs/xst.xmsgs
Sender_5_21/Sender/Sender.ise_ISE_Backup
Sender_5_21/Sender/carrier.v
Sender_5_21/Sender/Sender.ise
Sender_5_21/Sender/sin_coe.coe
Sender_5_21/Sender/sine_rom.asy
Sender_5_21/Sender/STD_OUTPUT
Sender_5_21/Sender/blk_mem_gen_ds512.pdf
Sender_5_21/Sender/blk_mem_gen_release_notes.txt
Sender_5_21/Sender/xst/work/vlg17/my__rom.bin
Sender_5_21/Sender/xst/work/vlg45/cnt.bin
Sender_5_21/Sender/xst/work/vlg5F/_d__ff.bin
Sender_5_21/Sender/xst/work/vlg7B/multiplier.bin
Sender_5_21/Sender/xst/work/vlg66/local__carrier.bin
Sender_5_21/Sender/xst/work/vlg72/data.bin
Sender_5_21/Sender/xst/work/vlg1B/contral.bin
Sender_5_21/Sender/xst/work/vlg4C/clk__generator.bin
Sender_5_21/Sender/xst/work/vlg2E/_spread_spectrum.bin
Sender_5_21/Sender/xst/work/vlg29/_sender.bin
Sender_5_21/Sender/xst/work/hdllib.ref
Sender_5_21/Sender/xst/work/vlg23/my__dcm2.bin
Sender_5_21/Sender/xst/work/vlg22/my__dcm1.bin
Sender_5_21/Sender/xst/work/vlg36/mod2.bin
Sender_5_21/Sender/xst/work/vlg01/inversion.bin
Sender_5_21/Sender/xst/work/vlg5E/_p_n.bin
Sender_5_21/Sender/xst/work/vlg46/spsp.bin
Sender_5_21/Sender/xst/work/vlg47/modulate.bin
Sender_5_21/Sender/xst/work/vlg60/sine__rom.bin
Sender_5_21/Sender/xst/dump.xst/Sender.prj/ntrc.scr
Sender_5_21/Sender/sine_rom.vhd
Sender_5_21/Sender/sine_rom.vho
Sender_5_21/Sender/sine_rom.v
Sender_5_21/Sender/sine_rom.veo
Sender_5_21/Sender/sine_rom.sym
Sender_5_21/Sender/my_dcm1.v
Sender_5_21/Sender/sine_rom.xco
Sender_5_21/Sender/sine_rom_flist.txt
Sender_5_21/Sender/.lso
Sender_5_21/Sender/carrier.ngo
Sender_5_21/Sender/templates/coregen.xml
Sender_5_21/Sender/multiplier_mult_gen_v8_0_xst_1.ngc
Sender_5_21/Sender/multiplier.edn
Sender_5_21/Sender/multiplier.vhd
Sender_5_21/Sender/multiplier.vho
Sender_5_21/Sender/multiplier.v
Sender_5_21/Sender/multiplier.veo
Sender_5_21/Sender/multiplier.sym
Sender_5_21/Sender/Sender.v
Sender_5_21/Sender/multiplier.xco
Sender_5_21/Sender/multiplier_flist.txt
Sender_5_21/Sender/Sender.xst
Sender_5_21/Sender/vsim.wlf
Sender_5_21/Sender/multiplier.asy
Sender_5_21/Sender/SpreadSpectrum_vhdl.prj
Sender_5_21/Sender/backup/Spread_Spectrum.srr
Sender_5_21/Sender/backup/Sender.srr
Sender_5_21/Sender/Sender_vhdl.prj
Sender_5_21/Sender/Sender.ngr
Sender_5_21/Sender/xaw2verilog.log
Sender_5_21/Sender/my_dcm1_arwz.ucf
Sender_5_21/Sender/my_dcm2_arwz.ucf
Sender_5_21/Sender/my_dcm2.v
Sender_5_21/Sender/Sender.lso
Sender_5_21/Sender/Sender.cmd_log
Sender_5_21/Sender/run_options.txt
Sender_5_21/Sender/Sender.ntrc_log
Sender_5_21/Sender/Sender.syr
Sender_5_21/Sender/multiplier.ngo
Sender_5_21/Sender/my_rom.mif
Sender_5_21/Sender/verif/clk_generator.vif
Sender_5_21/Sender/verif/Spread_Spectrum.vif
Sender_5_21/Sender/verif/SpreadSpectrum.vif
Sender_5_21/Sender/verif/local_carrier.vif
Sender_5_21/Sender/verif/local_carrier_bb.v
Sender_5_21/Sender/verif/Sender.vif
Sender_5_21/Sender/verif/Sender_bb.v
Sender_5_21/Sender/clk_generator.htm
Sender_5_21/Sender/clk_generator.srs
Sender_5_21/Sender/Sender.ngc
Sender_5_21/Sender/contral.prj
Sender_5_21/Sender/clk_generator.sap
Sender_5_21/Sender/clk_generator.fse
Sender_5_21/Sender/clk_generator.szr
Sender_5_21/Sender/AutoConstraint_clk_generator.sdc
Sender_5_21/Sender/Sender.htm
Sender_5_21/Sender/my_rom.asy
Sender_5_21/Sender/Sender.ucf
Sender_5_21/Sender/my_rom.xco
Sender_5_21/Sender/clk_generator.map
Sender_5_21/Sender/Spread_Spectrum.srs
Sender_5_21/Sender/synplicity.ucf
Sender_5_21/Sender/Spread_Spectrum.htm
Sender_5_21/Sender/test_Sender_top.v
Sender_5_21/Sender/test_Sender_top_v.udo
Sender_5_21/Sender/Spread_Spectrum.sap
Sender_5_21/Sender/transcript
Sender_5_21/Sender/work/_info
Sender_5_21/Sender/work/_temp/vlogiqzi7g
Sender_5_21/Sender/work/_temp/vlogi74iqe
Sender_5_21/Sender/work/_vmake
Sender_5_21/Sender/work/sine_rom/_primary.vhd
Sender_5_21/Sender/work/sine_rom/verilog.asm
Sender_5_21/Sender/work/sine_rom/verilog.rw
Sender_5_21/Sender/work/sine_rom/_primary.dbs
Sender_5_21/Sender/work/sine_rom/_primary.dat
Sender_5_21/Sender/work/my_rom/_primary.vhd
Sender_5_21/Sender/work/my_rom/verilog.asm
Sender_5_21/Sender/work/my_rom/verilog.rw
Sender_5_21/Sender/work/my_rom/_primary.dbs
Sender_5_21/Sender/work/my_rom/_primary.dat
Sender_5_21/Sender/work/my_dcm2/_primary.vhd
Sender_5_21/Sender/work/my_dcm2/verilog.asm
Sender_5_21/Sender/work/my_dcm2/verilog.rw
Sender_5_21/Sender/work/my_dcm2/_primary.dbs
Sender_5_21/Sender/work/my_dcm2/_primary.dat
Sender_5_21/Sender/work/my_dcm1/_primary.vhd
Sender_5_21/Sender/work/my_dcm1/verilog.asm
Sender_5_21/Sender/work/my_dcm1/verilog.rw
Sender_5_21/Sender/wo
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.