文件名称:LAB-16
-
所属分类:
- 标签属性:
- 上传时间:2013-03-12
-
文件大小:297.18kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
用FPGA实现的性线反馈移位寄存器(LFSR)设计。整个工程在quartusII环境下,用verilog编程。-FPGA implementation of the line feedback shift register (LFSR) design. The whole project in verilog programming the quartusII environment.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
LAB 16/clk_div.bsf
LAB 16/clk_div.v
LAB 16/db/design.(0).cnf.cdb
LAB 16/db/design.(0).cnf.hdb
LAB 16/db/design.(1).cnf.cdb
LAB 16/db/design.(1).cnf.hdb
LAB 16/db/design.(2).cnf.cdb
LAB 16/db/design.(2).cnf.hdb
LAB 16/db/design.asm.qmsg
LAB 16/db/design.asm_labs.ddb
LAB 16/db/design.cbx.xml
LAB 16/db/design.cmp.cdb
LAB 16/db/design.cmp.hdb
LAB 16/db/design.cmp.logdb
LAB 16/db/design.cmp.rdb
LAB 16/db/design.cmp.tdb
LAB 16/db/design.cmp0.ddb
LAB 16/db/design.cmp2.ddb
LAB 16/db/design.db_info
LAB 16/db/design.eco.cdb
LAB 16/db/design.fit.qmsg
LAB 16/db/design.hier_info
LAB 16/db/design.hif
LAB 16/db/design.map.cdb
LAB 16/db/design.map.hdb
LAB 16/db/design.map.logdb
LAB 16/db/design.map.qmsg
LAB 16/db/design.pre_map.cdb
LAB 16/db/design.pre_map.hdb
LAB 16/db/design.rtlv.hdb
LAB 16/db/design.rtlv_sg.cdb
LAB 16/db/design.rtlv_sg_swap.cdb
LAB 16/db/design.sgdiff.cdb
LAB 16/db/design.sgdiff.hdb
LAB 16/db/design.signalprobe.cdb
LAB 16/db/design.sim.vwf
LAB 16/db/design.sld_design_entry.sci
LAB 16/db/design.sld_design_entry_dsc.sci
LAB 16/db/design.syn_hier_info
LAB 16/db/design.tan.qmsg
LAB 16/db/design.tis_db_list.ddb
LAB 16/db/design.tmw_info
LAB 16/db/wed.zsf
LAB 16/design.asm.rpt
LAB 16/design.bdf
LAB 16/design.cdf
LAB 16/design.done
LAB 16/design.dpf
LAB 16/design.fit.rpt
LAB 16/design.fit.smsg
LAB 16/design.fit.summary
LAB 16/design.flow.rpt
LAB 16/design.map.rpt
LAB 16/design.map.summary
LAB 16/design.pin
LAB 16/design.pof
LAB 16/design.qpf
LAB 16/design.qsf
LAB 16/design.qws
LAB 16/design.sim.rpt
LAB 16/design.sim.vwf
LAB 16/design.sof
LAB 16/design.tan.rpt
LAB 16/design.tan.summary
LAB 16/design.vwf
LAB 16/design_assignment_defaults.qdf
LAB 16/LFSR8_8E.bsf
LAB 16/LFSR8_8E.v
LAB 16/db
LAB 16
LAB 16/clk_div.v
LAB 16/db/design.(0).cnf.cdb
LAB 16/db/design.(0).cnf.hdb
LAB 16/db/design.(1).cnf.cdb
LAB 16/db/design.(1).cnf.hdb
LAB 16/db/design.(2).cnf.cdb
LAB 16/db/design.(2).cnf.hdb
LAB 16/db/design.asm.qmsg
LAB 16/db/design.asm_labs.ddb
LAB 16/db/design.cbx.xml
LAB 16/db/design.cmp.cdb
LAB 16/db/design.cmp.hdb
LAB 16/db/design.cmp.logdb
LAB 16/db/design.cmp.rdb
LAB 16/db/design.cmp.tdb
LAB 16/db/design.cmp0.ddb
LAB 16/db/design.cmp2.ddb
LAB 16/db/design.db_info
LAB 16/db/design.eco.cdb
LAB 16/db/design.fit.qmsg
LAB 16/db/design.hier_info
LAB 16/db/design.hif
LAB 16/db/design.map.cdb
LAB 16/db/design.map.hdb
LAB 16/db/design.map.logdb
LAB 16/db/design.map.qmsg
LAB 16/db/design.pre_map.cdb
LAB 16/db/design.pre_map.hdb
LAB 16/db/design.rtlv.hdb
LAB 16/db/design.rtlv_sg.cdb
LAB 16/db/design.rtlv_sg_swap.cdb
LAB 16/db/design.sgdiff.cdb
LAB 16/db/design.sgdiff.hdb
LAB 16/db/design.signalprobe.cdb
LAB 16/db/design.sim.vwf
LAB 16/db/design.sld_design_entry.sci
LAB 16/db/design.sld_design_entry_dsc.sci
LAB 16/db/design.syn_hier_info
LAB 16/db/design.tan.qmsg
LAB 16/db/design.tis_db_list.ddb
LAB 16/db/design.tmw_info
LAB 16/db/wed.zsf
LAB 16/design.asm.rpt
LAB 16/design.bdf
LAB 16/design.cdf
LAB 16/design.done
LAB 16/design.dpf
LAB 16/design.fit.rpt
LAB 16/design.fit.smsg
LAB 16/design.fit.summary
LAB 16/design.flow.rpt
LAB 16/design.map.rpt
LAB 16/design.map.summary
LAB 16/design.pin
LAB 16/design.pof
LAB 16/design.qpf
LAB 16/design.qsf
LAB 16/design.qws
LAB 16/design.sim.rpt
LAB 16/design.sim.vwf
LAB 16/design.sof
LAB 16/design.tan.rpt
LAB 16/design.tan.summary
LAB 16/design.vwf
LAB 16/design_assignment_defaults.qdf
LAB 16/LFSR8_8E.bsf
LAB 16/LFSR8_8E.v
LAB 16/db
LAB 16
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.