文件名称:counter
介绍说明--下载内容来自于网络,使用问题请自行百度
This is 2-BCD numbers Counter on board Altera DE2
Code Verilog HDL
(You must import DE2_pin_assignments.csv to use this code)
Code Verilog HDL
(You must import DE2_pin_assignments.csv to use this code)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
counter.v
t_counter.v
lab4/BCD_decoder.v
lab4/BCD_decoder.v.bak
lab4/counter.v
lab4/counter.v.bak
lab4/db/lab4.(0).cnf.cdb
lab4/db/lab4.(0).cnf.hdb
lab4/db/lab4.(1).cnf.cdb
lab4/db/lab4.(1).cnf.hdb
lab4/db/lab4.(2).cnf.cdb
lab4/db/lab4.(2).cnf.hdb
lab4/db/lab4.(3).cnf.cdb
lab4/db/lab4.(3).cnf.hdb
lab4/db/lab4.asm.qmsg
lab4/db/lab4.asm_labs.ddb
lab4/db/lab4.cbx.xml
lab4/db/lab4.cmp.bpm
lab4/db/lab4.cmp.cdb
lab4/db/lab4.cmp.ecobp
lab4/db/lab4.cmp.hdb
lab4/db/lab4.cmp.kpt
lab4/db/lab4.cmp.logdb
lab4/db/lab4.cmp.rdb
lab4/db/lab4.cmp.tdb
lab4/db/lab4.cmp0.ddb
lab4/db/lab4.cmp_merge.kpt
lab4/db/lab4.db_info
lab4/db/lab4.eco.cdb
lab4/db/lab4.fit.qmsg
lab4/db/lab4.hier_info
lab4/db/lab4.hif
lab4/db/lab4.map.bpm
lab4/db/lab4.map.cdb
lab4/db/lab4.map.ecobp
lab4/db/lab4.map.hdb
lab4/db/lab4.map.kpt
lab4/db/lab4.map.logdb
lab4/db/lab4.map.qmsg
lab4/db/lab4.map_bb.cdb
lab4/db/lab4.map_bb.hdb
lab4/db/lab4.map_bb.hdbx
lab4/db/lab4.map_bb.logdb
lab4/db/lab4.pre_map.cdb
lab4/db/lab4.pre_map.hdb
lab4/db/lab4.psp
lab4/db/lab4.rtlv.hdb
lab4/db/lab4.rtlv_sg.cdb
lab4/db/lab4.rtlv_sg_swap.cdb
lab4/db/lab4.sgdiff.cdb
lab4/db/lab4.sgdiff.hdb
lab4/db/lab4.sld_design_entry.sci
lab4/db/lab4.sld_design_entry_dsc.sci
lab4/db/lab4.syn_hier_info
lab4/db/lab4.tan.qmsg
lab4/db/lab4.tis_db_list.ddb
lab4/db/lab4.tmw_info
lab4/db/prev_cmp_lab4.asm.qmsg
lab4/db/prev_cmp_lab4.fit.qmsg
lab4/db/prev_cmp_lab4.map.qmsg
lab4/db/prev_cmp_lab4.qmsg
lab4/db/prev_cmp_lab4.tan.qmsg
lab4/generator.v
lab4/generator.v.bak
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.atm
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.dfp
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.hdbx
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.kpt
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.logdb
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.rcf
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.atm
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.dpi
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.hdbx
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.kpt
lab4/incremental_db/README
lab4/lab4.asm.rpt
lab4/lab4.done
lab4/lab4.fit.rpt
lab4/lab4.fit.summary
lab4/lab4.flow.rpt
lab4/lab4.map.rpt
lab4/lab4.map.smsg
lab4/lab4.map.summary
lab4/lab4.pin
lab4/lab4.pof
lab4/lab4.qpf
lab4/lab4.qsf
lab4/lab4.qsf.bak
lab4/lab4.qws
lab4/lab4.sof
lab4/lab4.tan.rpt
lab4/lab4.tan.summary
lab4/lab4.v
lab4/lab4.v.bak
lab4/lab4test.cr.mti
lab4/lab4test.mpf
lab4/tb_counter.v
lab4/tb_counter.v.bak
lab4/tb_counter.vhd
lab4/vsim.wlf
lab4/work/counter/verilog.prw
lab4/work/counter/verilog.psm
lab4/work/counter/_primary.dat
lab4/work/counter/_primary.dbs
lab4/work/counter/_primary.vhd
lab4/work/tb_counter/verilog.prw
lab4/work/tb_counter/verilog.psm
lab4/work/tb_counter/_primary.dat
lab4/work/tb_counter/_primary.dbs
lab4/work/tb_counter/_primary.vhd
lab4/work/_info
lab4/work/_temp/vlogfkr394
lab4/work/_temp/vlogvh7n87
lab4/work/_vmake
lab4/incremental_db/compiled_partitions
lab4/work/counter
lab4/work/tb_counter
lab4/work/_temp
lab4/db
lab4/incremental_db
lab4/work
lab4
t_counter.v
lab4/BCD_decoder.v
lab4/BCD_decoder.v.bak
lab4/counter.v
lab4/counter.v.bak
lab4/db/lab4.(0).cnf.cdb
lab4/db/lab4.(0).cnf.hdb
lab4/db/lab4.(1).cnf.cdb
lab4/db/lab4.(1).cnf.hdb
lab4/db/lab4.(2).cnf.cdb
lab4/db/lab4.(2).cnf.hdb
lab4/db/lab4.(3).cnf.cdb
lab4/db/lab4.(3).cnf.hdb
lab4/db/lab4.asm.qmsg
lab4/db/lab4.asm_labs.ddb
lab4/db/lab4.cbx.xml
lab4/db/lab4.cmp.bpm
lab4/db/lab4.cmp.cdb
lab4/db/lab4.cmp.ecobp
lab4/db/lab4.cmp.hdb
lab4/db/lab4.cmp.kpt
lab4/db/lab4.cmp.logdb
lab4/db/lab4.cmp.rdb
lab4/db/lab4.cmp.tdb
lab4/db/lab4.cmp0.ddb
lab4/db/lab4.cmp_merge.kpt
lab4/db/lab4.db_info
lab4/db/lab4.eco.cdb
lab4/db/lab4.fit.qmsg
lab4/db/lab4.hier_info
lab4/db/lab4.hif
lab4/db/lab4.map.bpm
lab4/db/lab4.map.cdb
lab4/db/lab4.map.ecobp
lab4/db/lab4.map.hdb
lab4/db/lab4.map.kpt
lab4/db/lab4.map.logdb
lab4/db/lab4.map.qmsg
lab4/db/lab4.map_bb.cdb
lab4/db/lab4.map_bb.hdb
lab4/db/lab4.map_bb.hdbx
lab4/db/lab4.map_bb.logdb
lab4/db/lab4.pre_map.cdb
lab4/db/lab4.pre_map.hdb
lab4/db/lab4.psp
lab4/db/lab4.rtlv.hdb
lab4/db/lab4.rtlv_sg.cdb
lab4/db/lab4.rtlv_sg_swap.cdb
lab4/db/lab4.sgdiff.cdb
lab4/db/lab4.sgdiff.hdb
lab4/db/lab4.sld_design_entry.sci
lab4/db/lab4.sld_design_entry_dsc.sci
lab4/db/lab4.syn_hier_info
lab4/db/lab4.tan.qmsg
lab4/db/lab4.tis_db_list.ddb
lab4/db/lab4.tmw_info
lab4/db/prev_cmp_lab4.asm.qmsg
lab4/db/prev_cmp_lab4.fit.qmsg
lab4/db/prev_cmp_lab4.map.qmsg
lab4/db/prev_cmp_lab4.qmsg
lab4/db/prev_cmp_lab4.tan.qmsg
lab4/generator.v
lab4/generator.v.bak
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.atm
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.dfp
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.hdbx
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.kpt
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.logdb
lab4/incremental_db/compiled_partitions/lab4.root_partition.cmp.rcf
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.atm
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.dpi
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.hdbx
lab4/incremental_db/compiled_partitions/lab4.root_partition.map.kpt
lab4/incremental_db/README
lab4/lab4.asm.rpt
lab4/lab4.done
lab4/lab4.fit.rpt
lab4/lab4.fit.summary
lab4/lab4.flow.rpt
lab4/lab4.map.rpt
lab4/lab4.map.smsg
lab4/lab4.map.summary
lab4/lab4.pin
lab4/lab4.pof
lab4/lab4.qpf
lab4/lab4.qsf
lab4/lab4.qsf.bak
lab4/lab4.qws
lab4/lab4.sof
lab4/lab4.tan.rpt
lab4/lab4.tan.summary
lab4/lab4.v
lab4/lab4.v.bak
lab4/lab4test.cr.mti
lab4/lab4test.mpf
lab4/tb_counter.v
lab4/tb_counter.v.bak
lab4/tb_counter.vhd
lab4/vsim.wlf
lab4/work/counter/verilog.prw
lab4/work/counter/verilog.psm
lab4/work/counter/_primary.dat
lab4/work/counter/_primary.dbs
lab4/work/counter/_primary.vhd
lab4/work/tb_counter/verilog.prw
lab4/work/tb_counter/verilog.psm
lab4/work/tb_counter/_primary.dat
lab4/work/tb_counter/_primary.dbs
lab4/work/tb_counter/_primary.vhd
lab4/work/_info
lab4/work/_temp/vlogfkr394
lab4/work/_temp/vlogvh7n87
lab4/work/_vmake
lab4/incremental_db/compiled_partitions
lab4/work/counter
lab4/work/tb_counter
lab4/work/_temp
lab4/db
lab4/incremental_db
lab4/work
lab4
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.