文件名称:CPU_test
-
所属分类:
- 标签属性:
- 上传时间:2013-03-16
-
文件大小:109.34kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
设计并通过modelsim仿真软件实现了一个可以在FPGA平台上运行的8位RISC的CPU软核-Design an 8-bit RISC CPU soft core on an FPGA platform and simulate it using ModelSim
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CPU_test/accum.v
CPU_test/addr_decode.v
CPU_test/adr.v
CPU_test/alu.v
CPU_test/clk_gen.v
CPU_test/counter.v
CPU_test/cpu.v
CPU_test/cpu.v.bak
CPU_test/CPU_RISC.mpf
CPU_test/datactl.v
CPU_test/machine.v
CPU_test/machinect1.v.bak
CPU_test/machinectl.v
CPU_test/ram.v
CPU_test/register.v
CPU_test/RISC_CPU.cr.mti
CPU_test/RISC_CPU.mpf
CPU_test/rom.v
CPU_test/test1.dat
CPU_test/test1.dat.bak
CPU_test/test1.pro.bak
CPU_test/test1.txt
CPU_test/test1_data.txt
CPU_test/test2.dat
CPU_test/test2.txt
CPU_test/test2_data.txt
CPU_test/test3.dat
CPU_test/test3.txt
CPU_test/test3_data.txt
CPU_test/test_cpu.v
CPU_test/test_cpu.v.bak
CPU_test/vsim.wlf
CPU_test/work/accum/verilog.asm
CPU_test/work/accum/_primary.dat
CPU_test/work/accum/_primary.vhd
CPU_test/work/addr_decode/verilog.asm
CPU_test/work/addr_decode/_primary.dat
CPU_test/work/addr_decode/_primary.vhd
CPU_test/work/adr/verilog.asm
CPU_test/work/adr/_primary.dat
CPU_test/work/adr/_primary.vhd
CPU_test/work/alu/verilog.asm
CPU_test/work/alu/_primary.dat
CPU_test/work/alu/_primary.vhd
CPU_test/work/clk_gen/verilog.asm
CPU_test/work/clk_gen/_primary.dat
CPU_test/work/clk_gen/_primary.vhd
CPU_test/work/counter/verilog.asm
CPU_test/work/counter/_primary.dat
CPU_test/work/counter/_primary.vhd
CPU_test/work/cpu/verilog.asm
CPU_test/work/cpu/_primary.dat
CPU_test/work/cpu/_primary.vhd
CPU_test/work/datactl/verilog.asm
CPU_test/work/datactl/_primary.dat
CPU_test/work/datactl/_primary.vhd
CPU_test/work/machine/verilog.asm
CPU_test/work/machine/_primary.dat
CPU_test/work/machine/_primary.vhd
CPU_test/work/machinectl/verilog.asm
CPU_test/work/machinectl/_primary.dat
CPU_test/work/machinectl/_primary.vhd
CPU_test/work/ram/verilog.asm
CPU_test/work/ram/_primary.dat
CPU_test/work/ram/_primary.vhd
CPU_test/work/register/verilog.asm
CPU_test/work/register/_primary.dat
CPU_test/work/register/_primary.vhd
CPU_test/work/rom/verilog.asm
CPU_test/work/rom/_primary.dat
CPU_test/work/rom/_primary.vhd
CPU_test/work/test_cpu/verilog.asm
CPU_test/work/test_cpu/_primary.dat
CPU_test/work/test_cpu/_primary.vhd
CPU_test/work/_info
CPU_test/work/_opt/work_accum_fast.dt2
CPU_test/work/_opt/work_addr_decode_fast.dt2
CPU_test/work/_opt/work_adr_fast.asm
CPU_test/work/_opt/work_adr_fast.dt2
CPU_test/work/_opt/work_alu_fast.asm
CPU_test/work/_opt/work_alu_fast.dt2
CPU_test/work/_opt/work_clk_gen_fast.dt2
CPU_test/work/_opt/work_counter_fast.dt2
CPU_test/work/_opt/work_cpu_fast.dt2
CPU_test/work/_opt/work_datactl_fast.dt2
CPU_test/work/_opt/work_machinectl_fast.dt2
CPU_test/work/_opt/work_machine_fast.dt2
CPU_test/work/_opt/work_ram_fast.dt2
CPU_test/work/_opt/work_register_fast.dt2
CPU_test/work/_opt/work_rom_fast.dt2
CPU_test/work/_opt/work_test_cpu_fast.asm
CPU_test/work/_opt/work_test_cpu_fast.dt2
CPU_test/work/_opt/work__info
CPU_test/work/_opt/_deps
CPU_test/work/accum
CPU_test/work/addr_decode
CPU_test/work/adr
CPU_test/work/alu
CPU_test/work/clk_gen
CPU_test/work/counter
CPU_test/work/cpu
CPU_test/work/datactl
CPU_test/work/machine
CPU_test/work/machinectl
CPU_test/work/ram
CPU_test/work/register
CPU_test/work/rom
CPU_test/work/test_cpu
CPU_test/work/_opt
CPU_test/work/_temp
CPU_test/work
CPU_test
CPU_test/addr_decode.v
CPU_test/adr.v
CPU_test/alu.v
CPU_test/clk_gen.v
CPU_test/counter.v
CPU_test/cpu.v
CPU_test/cpu.v.bak
CPU_test/CPU_RISC.mpf
CPU_test/datactl.v
CPU_test/machine.v
CPU_test/machinect1.v.bak
CPU_test/machinectl.v
CPU_test/ram.v
CPU_test/register.v
CPU_test/RISC_CPU.cr.mti
CPU_test/RISC_CPU.mpf
CPU_test/rom.v
CPU_test/test1.dat
CPU_test/test1.dat.bak
CPU_test/test1.pro.bak
CPU_test/test1.txt
CPU_test/test1_data.txt
CPU_test/test2.dat
CPU_test/test2.txt
CPU_test/test2_data.txt
CPU_test/test3.dat
CPU_test/test3.txt
CPU_test/test3_data.txt
CPU_test/test_cpu.v
CPU_test/test_cpu.v.bak
CPU_test/vsim.wlf
CPU_test/work/accum/verilog.asm
CPU_test/work/accum/_primary.dat
CPU_test/work/accum/_primary.vhd
CPU_test/work/addr_decode/verilog.asm
CPU_test/work/addr_decode/_primary.dat
CPU_test/work/addr_decode/_primary.vhd
CPU_test/work/adr/verilog.asm
CPU_test/work/adr/_primary.dat
CPU_test/work/adr/_primary.vhd
CPU_test/work/alu/verilog.asm
CPU_test/work/alu/_primary.dat
CPU_test/work/alu/_primary.vhd
CPU_test/work/clk_gen/verilog.asm
CPU_test/work/clk_gen/_primary.dat
CPU_test/work/clk_gen/_primary.vhd
CPU_test/work/counter/verilog.asm
CPU_test/work/counter/_primary.dat
CPU_test/work/counter/_primary.vhd
CPU_test/work/cpu/verilog.asm
CPU_test/work/cpu/_primary.dat
CPU_test/work/cpu/_primary.vhd
CPU_test/work/datactl/verilog.asm
CPU_test/work/datactl/_primary.dat
CPU_test/work/datactl/_primary.vhd
CPU_test/work/machine/verilog.asm
CPU_test/work/machine/_primary.dat
CPU_test/work/machine/_primary.vhd
CPU_test/work/machinectl/verilog.asm
CPU_test/work/machinectl/_primary.dat
CPU_test/work/machinectl/_primary.vhd
CPU_test/work/ram/verilog.asm
CPU_test/work/ram/_primary.dat
CPU_test/work/ram/_primary.vhd
CPU_test/work/register/verilog.asm
CPU_test/work/register/_primary.dat
CPU_test/work/register/_primary.vhd
CPU_test/work/rom/verilog.asm
CPU_test/work/rom/_primary.dat
CPU_test/work/rom/_primary.vhd
CPU_test/work/test_cpu/verilog.asm
CPU_test/work/test_cpu/_primary.dat
CPU_test/work/test_cpu/_primary.vhd
CPU_test/work/_info
CPU_test/work/_opt/work_accum_fast.dt2
CPU_test/work/_opt/work_addr_decode_fast.dt2
CPU_test/work/_opt/work_adr_fast.asm
CPU_test/work/_opt/work_adr_fast.dt2
CPU_test/work/_opt/work_alu_fast.asm
CPU_test/work/_opt/work_alu_fast.dt2
CPU_test/work/_opt/work_clk_gen_fast.dt2
CPU_test/work/_opt/work_counter_fast.dt2
CPU_test/work/_opt/work_cpu_fast.dt2
CPU_test/work/_opt/work_datactl_fast.dt2
CPU_test/work/_opt/work_machinectl_fast.dt2
CPU_test/work/_opt/work_machine_fast.dt2
CPU_test/work/_opt/work_ram_fast.dt2
CPU_test/work/_opt/work_register_fast.dt2
CPU_test/work/_opt/work_rom_fast.dt2
CPU_test/work/_opt/work_test_cpu_fast.asm
CPU_test/work/_opt/work_test_cpu_fast.dt2
CPU_test/work/_opt/work__info
CPU_test/work/_opt/_deps
CPU_test/work/accum
CPU_test/work/addr_decode
CPU_test/work/adr
CPU_test/work/alu
CPU_test/work/clk_gen
CPU_test/work/counter
CPU_test/work/cpu
CPU_test/work/datactl
CPU_test/work/machine
CPU_test/work/machinectl
CPU_test/work/ram
CPU_test/work/register
CPU_test/work/rom
CPU_test/work/test_cpu
CPU_test/work/_opt
CPU_test/work/_temp
CPU_test/work
CPU_test
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.