文件名称:RISC_CPU
-
所属分类：
- 标签属性：
- 上传时间：2013-03-29
-
文件大小：1001.86kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
1. RISC工作每执行一条指令需要八个时钟周期。RISC的复位和启动通过rst控制，rst高电平有效。Rst为低时，第一个fetch到达时CPU开始工作从Rom的000处开始读取指令，前三个周期用于读指令。
在对总线进行读取操作时，第3.5个周期处，存储器或端口地址就输出到地址总线上，第4--6个时钟周期，读信号rd有效，读取数据到总线，逻辑运算。第7个时钟周期，rd无效，第7.5个时钟地址输出PC地址，为下一个指令做好准备
对总线写操作时，在第3.5个时钟周期处，建立写的地址，第4个时钟周期输出数据，第5个时钟周期输出写信号。至第6个时钟结束，第7.5时钟地址输出PC地址，为下一个指令周期做好准备。
2. 操作过程：新建工程，编译compile all，然后仿真，在wave窗口加入要观察的信号，然后run –all，结束时完成test1的测试，重复两次run –all完成test2，test3的波形仿真。
-1. RISC work every eight clock cycles to execute an instruction needs. RISC reset and start by rst control, rst active high. Rst is low, the first CPUs fetch arrives starting from Rom s 000 start reading instruction, the first three cycles for reading instruction.
When the read operation is performed on the bus, at 3.5 cycles, memory, or port address output to the address bus, 4- 6 clock cycles, and the read signal rd, read data to the bus, a logic operation. 7 clock cycles, rd invalid, 7.5 PC clock address output address, ready for the next instruction
The write operation on the bus, in Section 3.5 of the clock cycle, to establish a write address, and four clock cycles and output data, the fifth clock cycle output write signal. To the end of the six clock the 7.5 clock address output PC address, ready for the next instruction cycle.
Operation: new construction, the compiler compile all, and simulation, join in the wave window to observe the signal, then the run-all completed by the
在对总线进行读取操作时，第3.5个周期处，存储器或端口地址就输出到地址总线上，第4--6个时钟周期，读信号rd有效，读取数据到总线，逻辑运算。第7个时钟周期，rd无效，第7.5个时钟地址输出PC地址，为下一个指令做好准备
对总线写操作时，在第3.5个时钟周期处，建立写的地址，第4个时钟周期输出数据，第5个时钟周期输出写信号。至第6个时钟结束，第7.5时钟地址输出PC地址，为下一个指令周期做好准备。
2. 操作过程：新建工程，编译compile all，然后仿真，在wave窗口加入要观察的信号，然后run –all，结束时完成test1的测试，重复两次run –all完成test2，test3的波形仿真。
-1. RISC work every eight clock cycles to execute an instruction needs. RISC reset and start by rst control, rst active high. Rst is low, the first CPUs fetch arrives starting from Rom s 000 start reading instruction, the first three cycles for reading instruction.
When the read operation is performed on the bus, at 3.5 cycles, memory, or port address output to the address bus, 4- 6 clock cycles, and the read signal rd, read data to the bus, a logic operation. 7 clock cycles, rd invalid, 7.5 PC clock address output address, ready for the next instruction
The write operation on the bus, in Section 3.5 of the clock cycle, to establish a write address, and four clock cycles and output data, the fifth clock cycle output write signal. To the end of the six clock the 7.5 clock address output PC address, ready for the next instruction cycle.
Operation: new construction, the compiler compile all, and simulation, join in the wave window to observe the signal, then the run-all completed by the
(系统自动生成,下载前可以参看下载内容)
下载文件列表
RISC_CPU/
RISC_CPU/accum.v
RISC_CPU/accum.v.bak
RISC_CPU/addr_decode.v
RISC_CPU/adr.v
RISC_CPU/alu.v
RISC_CPU/clk_gen.v
RISC_CPU/counter.v
RISC_CPU/cpu.cr.mti
RISC_CPU/cpu.mpf
RISC_CPU/cpu.v
RISC_CPU/cputop.v
RISC_CPU/datactl.v
RISC_CPU/machine.v
RISC_CPU/machinectl.v
RISC_CPU/ram.v
RISC_CPU/register.v
RISC_CPU/RISC_CPU报告_修改_田连泉.docx
RISC_CPU/rom.v
RISC_CPU/test1.dat
RISC_CPU/test1.JPG
RISC_CPU/test1.pro
RISC_CPU/test1_w.JPG
RISC_CPU/test2.dat
RISC_CPU/test2.JPG
RISC_CPU/test2.pro
RISC_CPU/test2_w.JPG
RISC_CPU/test3.dat
RISC_CPU/test3.JPG
RISC_CPU/test3.pro
RISC_CPU/test3_w.JPG
RISC_CPU/transcript
RISC_CPU/vsim.wlf
RISC_CPU/work/
RISC_CPU/work/accum/
RISC_CPU/work/accum/verilog.prw
RISC_CPU/work/accum/verilog.psm
RISC_CPU/work/accum/_primary.dat
RISC_CPU/work/accum/_primary.dbs
RISC_CPU/work/accum/_primary.vhd
RISC_CPU/work/addr_decode/
RISC_CPU/work/addr_decode/verilog.prw
RISC_CPU/work/addr_decode/verilog.psm
RISC_CPU/work/addr_decode/_primary.dat
RISC_CPU/work/addr_decode/_primary.dbs
RISC_CPU/work/addr_decode/_primary.vhd
RISC_CPU/work/adr/
RISC_CPU/work/adr/verilog.prw
RISC_CPU/work/adr/verilog.psm
RISC_CPU/work/adr/_primary.dat
RISC_CPU/work/adr/_primary.dbs
RISC_CPU/work/adr/_primary.vhd
RISC_CPU/work/alu/
RISC_CPU/work/alu/verilog.prw
RISC_CPU/work/alu/verilog.psm
RISC_CPU/work/alu/_primary.dat
RISC_CPU/work/alu/_primary.dbs
RISC_CPU/work/alu/_primary.vhd
RISC_CPU/work/clk_gen/
RISC_CPU/work/clk_gen/verilog.prw
RISC_CPU/work/clk_gen/verilog.psm
RISC_CPU/work/clk_gen/_primary.dat
RISC_CPU/work/clk_gen/_primary.dbs
RISC_CPU/work/clk_gen/_primary.vhd
RISC_CPU/work/counter/
RISC_CPU/work/counter/verilog.prw
RISC_CPU/work/counter/verilog.psm
RISC_CPU/work/counter/_primary.dat
RISC_CPU/work/counter/_primary.dbs
RISC_CPU/work/counter/_primary.vhd
RISC_CPU/work/cpu/
RISC_CPU/work/cputop/
RISC_CPU/work/cputop/verilog.prw
RISC_CPU/work/cputop/verilog.psm
RISC_CPU/work/cputop/_primary.dat
RISC_CPU/work/cputop/_primary.dbs
RISC_CPU/work/cputop/_primary.vhd
RISC_CPU/work/cpu/verilog.prw
RISC_CPU/work/cpu/verilog.psm
RISC_CPU/work/cpu/_primary.dat
RISC_CPU/work/cpu/_primary.dbs
RISC_CPU/work/cpu/_primary.vhd
RISC_CPU/work/datactl/
RISC_CPU/work/datactl/verilog.prw
RISC_CPU/work/datactl/verilog.psm
RISC_CPU/work/datactl/_primary.dat
RISC_CPU/work/datactl/_primary.dbs
RISC_CPU/work/datactl/_primary.vhd
RISC_CPU/work/machine/
RISC_CPU/work/machinectl/
RISC_CPU/work/machinectl/verilog.prw
RISC_CPU/work/machinectl/verilog.psm
RISC_CPU/work/machinectl/_primary.dat
RISC_CPU/work/machinectl/_primary.dbs
RISC_CPU/work/machinectl/_primary.vhd
RISC_CPU/work/machine/verilog.prw
RISC_CPU/work/machine/verilog.psm
RISC_CPU/work/machine/_primary.dat
RISC_CPU/work/machine/_primary.dbs
RISC_CPU/work/machine/_primary.vhd
RISC_CPU/work/ram/
RISC_CPU/work/ram/verilog.prw
RISC_CPU/work/ram/verilog.psm
RISC_CPU/work/ram/_primary.dat
RISC_CPU/work/ram/_primary.dbs
RISC_CPU/work/ram/_primary.vhd
RISC_CPU/work/register/
RISC_CPU/work/register/verilog.prw
RISC_CPU/work/register/verilog.psm
RISC_CPU/work/register/_primary.dat
RISC_CPU/work/register/_primary.dbs
RISC_CPU/work/register/_primary.vhd
RISC_CPU/work/rom/
RISC_CPU/work/rom/verilog.prw
RISC_CPU/work/rom/verilog.psm
RISC_CPU/work/rom/_primary.dat
RISC_CPU/work/rom/_primary.dbs
RISC_CPU/work/rom/_primary.vhd
RISC_CPU/work/t/
RISC_CPU/work/t/verilog.prw
RISC_CPU/work/t/verilog.psm
RISC_CPU/work/t/_primary.dat
RISC_CPU/work/t/_primary.dbs
RISC_CPU/work/t/_primary.vhd
RISC_CPU/work/_info
RISC_CPU/work/_temp/
RISC_CPU/work/_temp/vlog0h2veq
RISC_CPU/work/_temp/vlog19c03a
RISC_CPU/work/_temp/vlog1aa0ra
RISC_CPU/work/_temp/vlog21t0d7
RISC_CPU/work/_temp/vlog46t4ay
RISC_CPU/work/_temp/vlog591m14
RISC_CPU/work/_temp/vlogbf3y6n
RISC_CPU/work/_temp/vlogc4m9ab
RISC_CPU/work/_temp/vlogc9k9jb
RISC_CPU/work/_temp/vlogcenf8r
RISC_CPU/work/_temp/vlogcgf96d
RISC_CPU/work/_temp/vloge1f4x1
RISC_CPU/work/_temp/vloge714vv
RISC_CPU/work/_temp/vlogesc4m2
RISC_CPU/work/_temp/vloghi2dx0
RISC_CPU/work/_temp/vlogn86xdm
RISC_CPU/work/_temp/vlogng8xmk
RISC_CPU/work/_temp/vlogr8acan
RISC_CPU/work/_temp/vlogrk079c
RISC_CPU/work/_temp/vlogvwzw4i
RISC_CPU/work/_vmake
RISC_CPU/文字输出.txt
RISC_CPU/accum.v
RISC_CPU/accum.v.bak
RISC_CPU/addr_decode.v
RISC_CPU/adr.v
RISC_CPU/alu.v
RISC_CPU/clk_gen.v
RISC_CPU/counter.v
RISC_CPU/cpu.cr.mti
RISC_CPU/cpu.mpf
RISC_CPU/cpu.v
RISC_CPU/cputop.v
RISC_CPU/datactl.v
RISC_CPU/machine.v
RISC_CPU/machinectl.v
RISC_CPU/ram.v
RISC_CPU/register.v
RISC_CPU/RISC_CPU报告_修改_田连泉.docx
RISC_CPU/rom.v
RISC_CPU/test1.dat
RISC_CPU/test1.JPG
RISC_CPU/test1.pro
RISC_CPU/test1_w.JPG
RISC_CPU/test2.dat
RISC_CPU/test2.JPG
RISC_CPU/test2.pro
RISC_CPU/test2_w.JPG
RISC_CPU/test3.dat
RISC_CPU/test3.JPG
RISC_CPU/test3.pro
RISC_CPU/test3_w.JPG
RISC_CPU/transcript
RISC_CPU/vsim.wlf
RISC_CPU/work/
RISC_CPU/work/accum/
RISC_CPU/work/accum/verilog.prw
RISC_CPU/work/accum/verilog.psm
RISC_CPU/work/accum/_primary.dat
RISC_CPU/work/accum/_primary.dbs
RISC_CPU/work/accum/_primary.vhd
RISC_CPU/work/addr_decode/
RISC_CPU/work/addr_decode/verilog.prw
RISC_CPU/work/addr_decode/verilog.psm
RISC_CPU/work/addr_decode/_primary.dat
RISC_CPU/work/addr_decode/_primary.dbs
RISC_CPU/work/addr_decode/_primary.vhd
RISC_CPU/work/adr/
RISC_CPU/work/adr/verilog.prw
RISC_CPU/work/adr/verilog.psm
RISC_CPU/work/adr/_primary.dat
RISC_CPU/work/adr/_primary.dbs
RISC_CPU/work/adr/_primary.vhd
RISC_CPU/work/alu/
RISC_CPU/work/alu/verilog.prw
RISC_CPU/work/alu/verilog.psm
RISC_CPU/work/alu/_primary.dat
RISC_CPU/work/alu/_primary.dbs
RISC_CPU/work/alu/_primary.vhd
RISC_CPU/work/clk_gen/
RISC_CPU/work/clk_gen/verilog.prw
RISC_CPU/work/clk_gen/verilog.psm
RISC_CPU/work/clk_gen/_primary.dat
RISC_CPU/work/clk_gen/_primary.dbs
RISC_CPU/work/clk_gen/_primary.vhd
RISC_CPU/work/counter/
RISC_CPU/work/counter/verilog.prw
RISC_CPU/work/counter/verilog.psm
RISC_CPU/work/counter/_primary.dat
RISC_CPU/work/counter/_primary.dbs
RISC_CPU/work/counter/_primary.vhd
RISC_CPU/work/cpu/
RISC_CPU/work/cputop/
RISC_CPU/work/cputop/verilog.prw
RISC_CPU/work/cputop/verilog.psm
RISC_CPU/work/cputop/_primary.dat
RISC_CPU/work/cputop/_primary.dbs
RISC_CPU/work/cputop/_primary.vhd
RISC_CPU/work/cpu/verilog.prw
RISC_CPU/work/cpu/verilog.psm
RISC_CPU/work/cpu/_primary.dat
RISC_CPU/work/cpu/_primary.dbs
RISC_CPU/work/cpu/_primary.vhd
RISC_CPU/work/datactl/
RISC_CPU/work/datactl/verilog.prw
RISC_CPU/work/datactl/verilog.psm
RISC_CPU/work/datactl/_primary.dat
RISC_CPU/work/datactl/_primary.dbs
RISC_CPU/work/datactl/_primary.vhd
RISC_CPU/work/machine/
RISC_CPU/work/machinectl/
RISC_CPU/work/machinectl/verilog.prw
RISC_CPU/work/machinectl/verilog.psm
RISC_CPU/work/machinectl/_primary.dat
RISC_CPU/work/machinectl/_primary.dbs
RISC_CPU/work/machinectl/_primary.vhd
RISC_CPU/work/machine/verilog.prw
RISC_CPU/work/machine/verilog.psm
RISC_CPU/work/machine/_primary.dat
RISC_CPU/work/machine/_primary.dbs
RISC_CPU/work/machine/_primary.vhd
RISC_CPU/work/ram/
RISC_CPU/work/ram/verilog.prw
RISC_CPU/work/ram/verilog.psm
RISC_CPU/work/ram/_primary.dat
RISC_CPU/work/ram/_primary.dbs
RISC_CPU/work/ram/_primary.vhd
RISC_CPU/work/register/
RISC_CPU/work/register/verilog.prw
RISC_CPU/work/register/verilog.psm
RISC_CPU/work/register/_primary.dat
RISC_CPU/work/register/_primary.dbs
RISC_CPU/work/register/_primary.vhd
RISC_CPU/work/rom/
RISC_CPU/work/rom/verilog.prw
RISC_CPU/work/rom/verilog.psm
RISC_CPU/work/rom/_primary.dat
RISC_CPU/work/rom/_primary.dbs
RISC_CPU/work/rom/_primary.vhd
RISC_CPU/work/t/
RISC_CPU/work/t/verilog.prw
RISC_CPU/work/t/verilog.psm
RISC_CPU/work/t/_primary.dat
RISC_CPU/work/t/_primary.dbs
RISC_CPU/work/t/_primary.vhd
RISC_CPU/work/_info
RISC_CPU/work/_temp/
RISC_CPU/work/_temp/vlog0h2veq
RISC_CPU/work/_temp/vlog19c03a
RISC_CPU/work/_temp/vlog1aa0ra
RISC_CPU/work/_temp/vlog21t0d7
RISC_CPU/work/_temp/vlog46t4ay
RISC_CPU/work/_temp/vlog591m14
RISC_CPU/work/_temp/vlogbf3y6n
RISC_CPU/work/_temp/vlogc4m9ab
RISC_CPU/work/_temp/vlogc9k9jb
RISC_CPU/work/_temp/vlogcenf8r
RISC_CPU/work/_temp/vlogcgf96d
RISC_CPU/work/_temp/vloge1f4x1
RISC_CPU/work/_temp/vloge714vv
RISC_CPU/work/_temp/vlogesc4m2
RISC_CPU/work/_temp/vloghi2dx0
RISC_CPU/work/_temp/vlogn86xdm
RISC_CPU/work/_temp/vlogng8xmk
RISC_CPU/work/_temp/vlogr8acan
RISC_CPU/work/_temp/vlogrk079c
RISC_CPU/work/_temp/vlogvwzw4i
RISC_CPU/work/_vmake
RISC_CPU/文字输出.txt
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.