CLA_32.v
CLA_8.v
CLA_8.v.bak
full_adder.v
full_adder.v.bak
half.v
pg.v
tb_CLA_32.v
tb_CLA_32.v.bak
vsim.wlf
work/_info
work/_vmake
work/@c@l@a_32/verilog.psm
work/@c@l@a_32/_primary.dat
work/@c@l@a_32/_primary.dbs
work/@c@l@a_32/_primary.vhd
work/@c@l@a_8/verilog.psm
work/@c@l@a_8/_primary.dat
work/@c@l@a_8/_primary.dbs
work/@c@l@a_8/_primary.vhd
work/full_adder/verilog.psm
work/full_adder/_primary.dat
work/full_adder/_primary.dbs
work/full_adder/_primary.vhd
work/half/verilog.psm
work/half/_primary.dat
work/half/_primary.dbs
work/half/_primary.vhd
work/pg/verilog.psm
work/pg/_primary.dat
work/pg/_primary.dbs
work/pg/_primary.vhd
work/tb_@c@l@a_32/verilog.psm
work/tb_@c@l@a_32/_primary.dat
work/tb_@c@l@a_32/_primary.dbs
work/tb_@c@l@a_32/_primary.vhd
work/_temp/vlog78hcvn
work/_temp/vloghrv4rc
work/_temp/vlogq0fyvn
work/_temp/vlogsrdfqz