文件名称:ddr2
-
所属分类:
- 标签属性:
- 上传时间:2013-04-17
-
文件大小:11.57mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
基于xilinx spartan -3A DSP的ddr2控制器-Based on the Xilinx Spartan-3A DSP DDR2 controller
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ddr2/DDR2ConTroller/ddr2controller.bgn
ddr2/DDR2ConTroller/ddr2controller.bit
ddr2/DDR2ConTroller/DDR2ConTroller.bld
ddr2/DDR2ConTroller/DDR2ConTroller.cmd_log
ddr2/DDR2ConTroller/ddr2controller.drc
ddr2/DDR2ConTroller/DDR2ConTroller.gise
ddr2/DDR2ConTroller/DDR2ConTroller.lso
ddr2/DDR2ConTroller/DDR2ConTroller.ncd
ddr2/DDR2ConTroller/DDR2ConTroller.ngc
ddr2/DDR2ConTroller/DDR2ConTroller.ngd
ddr2/DDR2ConTroller/DDR2ConTroller.ngr
ddr2/DDR2ConTroller/DDR2ConTroller.pad
ddr2/DDR2ConTroller/DDR2ConTroller.par
ddr2/DDR2ConTroller/DDR2ConTroller.pcf
ddr2/DDR2ConTroller/DDR2ConTroller.prj
ddr2/DDR2ConTroller/DDR2ConTroller.ptwx
ddr2/DDR2ConTroller/DDR2ConTroller.stx
ddr2/DDR2ConTroller/DDR2ConTroller.syr
ddr2/DDR2ConTroller/DDR2ConTroller.twr
ddr2/DDR2ConTroller/DDR2ConTroller.twx
ddr2/DDR2ConTroller/DDR2ConTroller.ucf
ddr2/DDR2ConTroller/DDR2ConTroller.unroutes
ddr2/DDR2ConTroller/DDR2ConTroller.ut
ddr2/DDR2ConTroller/DDR2ConTroller.v
ddr2/DDR2ConTroller/DDR2ConTroller.xise
ddr2/DDR2ConTroller/DDR2ConTroller.xpi
ddr2/DDR2ConTroller/DDR2ConTroller.xst
ddr2/DDR2ConTroller/DDR2ConTroller_addr_gen_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_bitgen.xwbt
ddr2/DDR2ConTroller/DDR2ConTroller_cal_ctl.v
ddr2/DDR2ConTroller/DDR2ConTroller_cal_top.v
ddr2/DDR2ConTroller/DDR2ConTroller_clk_dcm.v
ddr2/DDR2ConTroller/DDR2ConTroller_cmd_fsm_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_cmp_data_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_controller_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_controller_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_cs.blc
ddr2/DDR2ConTroller/DDR2ConTroller_cs.ngc
ddr2/DDR2ConTroller/DDR2ConTroller_data_gen_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_path_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_path_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_read_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_read_controller_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_write_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_dqs_delay.v
ddr2/DDR2ConTroller/DDR2ConTroller_envsettings.html
ddr2/DDR2ConTroller/DDR2ConTroller_fifo_0_wr_en_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_fifo_1_wr_en_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_guide.ncd
ddr2/DDR2ConTroller/DDR2ConTroller_infrastructure.v
ddr2/DDR2ConTroller/DDR2ConTroller_infrastructure_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_infrastructure_top.v
ddr2/DDR2ConTroller/DDR2ConTroller_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_main_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_map.map
ddr2/DDR2ConTroller/DDR2ConTroller_map.mrp
ddr2/DDR2ConTroller/DDR2ConTroller_map.ncd
ddr2/DDR2ConTroller/DDR2ConTroller_map.ngm
ddr2/DDR2ConTroller/DDR2ConTroller_map.xrpt
ddr2/DDR2ConTroller/DDR2ConTroller_ngdbuild.xrpt
ddr2/DDR2ConTroller/DDR2ConTroller_pad.csv
ddr2/DDR2ConTroller/DDR2ConTroller_pad.txt
ddr2/DDR2ConTroller/DDR2ConTroller_par.xrpt
ddr2/DDR2ConTroller/DDR2ConTroller_parameters_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_ram8d_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_rd_gray_cntr.v
ddr2/DDR2ConTroller/DDR2ConTroller_s3_dm_iob.v
ddr2/DDR2ConTroller/DDR2ConTroller_s3_dqs_iob.v
ddr2/DDR2ConTroller/DDR2ConTroller_s3_dq_iob.v
ddr2/DDR2ConTroller/DDR2ConTroller_summary.html
ddr2/DDR2ConTroller/DDR2ConTroller_summary.xml
ddr2/DDR2ConTroller/DDR2ConTroller_tap_dly.v
ddr2/DDR2ConTroller/DDR2ConTroller_test_bench_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_top_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_usage.xml
ddr2/DDR2ConTroller/DDR2ConTroller_wr_gray_cntr.v
ddr2/DDR2ConTroller/DDR2ConTroller_xst.xrpt
ddr2/DDR2ConTroller/ipcore_dir/coregen.cgp
ddr2/DDR2ConTroller/ipcore_dir/coregen.log
ddr2/DDR2ConTroller/ipcore_dir/create_DDR2ConTroller.tcl
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/768c.pdf
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/adr_cntrl_timing_0.xls
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/read_data_timing_0.xls
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/ug086.pdf
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/write_data_timing_0.xls
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/xapp454_sp3.url
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/datasheet.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/log.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/mig.prj
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/create_ise.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/DDR2ConTroller.ucf
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/icon_coregen.xco
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/ila_coregen.xco
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/ise_flow.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/ise_run.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/makeproj.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/mem_interface_top.ut
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/readme.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/rem_files.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/set_ise_prop.tcl
ddr2/DDR2ConTroller/ipcore_
ddr2/DDR2ConTroller/ddr2controller.bit
ddr2/DDR2ConTroller/DDR2ConTroller.bld
ddr2/DDR2ConTroller/DDR2ConTroller.cmd_log
ddr2/DDR2ConTroller/ddr2controller.drc
ddr2/DDR2ConTroller/DDR2ConTroller.gise
ddr2/DDR2ConTroller/DDR2ConTroller.lso
ddr2/DDR2ConTroller/DDR2ConTroller.ncd
ddr2/DDR2ConTroller/DDR2ConTroller.ngc
ddr2/DDR2ConTroller/DDR2ConTroller.ngd
ddr2/DDR2ConTroller/DDR2ConTroller.ngr
ddr2/DDR2ConTroller/DDR2ConTroller.pad
ddr2/DDR2ConTroller/DDR2ConTroller.par
ddr2/DDR2ConTroller/DDR2ConTroller.pcf
ddr2/DDR2ConTroller/DDR2ConTroller.prj
ddr2/DDR2ConTroller/DDR2ConTroller.ptwx
ddr2/DDR2ConTroller/DDR2ConTroller.stx
ddr2/DDR2ConTroller/DDR2ConTroller.syr
ddr2/DDR2ConTroller/DDR2ConTroller.twr
ddr2/DDR2ConTroller/DDR2ConTroller.twx
ddr2/DDR2ConTroller/DDR2ConTroller.ucf
ddr2/DDR2ConTroller/DDR2ConTroller.unroutes
ddr2/DDR2ConTroller/DDR2ConTroller.ut
ddr2/DDR2ConTroller/DDR2ConTroller.v
ddr2/DDR2ConTroller/DDR2ConTroller.xise
ddr2/DDR2ConTroller/DDR2ConTroller.xpi
ddr2/DDR2ConTroller/DDR2ConTroller.xst
ddr2/DDR2ConTroller/DDR2ConTroller_addr_gen_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_bitgen.xwbt
ddr2/DDR2ConTroller/DDR2ConTroller_cal_ctl.v
ddr2/DDR2ConTroller/DDR2ConTroller_cal_top.v
ddr2/DDR2ConTroller/DDR2ConTroller_clk_dcm.v
ddr2/DDR2ConTroller/DDR2ConTroller_cmd_fsm_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_cmp_data_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_controller_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_controller_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_cs.blc
ddr2/DDR2ConTroller/DDR2ConTroller_cs.ngc
ddr2/DDR2ConTroller/DDR2ConTroller_data_gen_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_path_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_path_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_read_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_read_controller_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_data_write_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_dqs_delay.v
ddr2/DDR2ConTroller/DDR2ConTroller_envsettings.html
ddr2/DDR2ConTroller/DDR2ConTroller_fifo_0_wr_en_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_fifo_1_wr_en_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_guide.ncd
ddr2/DDR2ConTroller/DDR2ConTroller_infrastructure.v
ddr2/DDR2ConTroller/DDR2ConTroller_infrastructure_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_infrastructure_top.v
ddr2/DDR2ConTroller/DDR2ConTroller_iobs_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_main_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_map.map
ddr2/DDR2ConTroller/DDR2ConTroller_map.mrp
ddr2/DDR2ConTroller/DDR2ConTroller_map.ncd
ddr2/DDR2ConTroller/DDR2ConTroller_map.ngm
ddr2/DDR2ConTroller/DDR2ConTroller_map.xrpt
ddr2/DDR2ConTroller/DDR2ConTroller_ngdbuild.xrpt
ddr2/DDR2ConTroller/DDR2ConTroller_pad.csv
ddr2/DDR2ConTroller/DDR2ConTroller_pad.txt
ddr2/DDR2ConTroller/DDR2ConTroller_par.xrpt
ddr2/DDR2ConTroller/DDR2ConTroller_parameters_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_ram8d_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_rd_gray_cntr.v
ddr2/DDR2ConTroller/DDR2ConTroller_s3_dm_iob.v
ddr2/DDR2ConTroller/DDR2ConTroller_s3_dqs_iob.v
ddr2/DDR2ConTroller/DDR2ConTroller_s3_dq_iob.v
ddr2/DDR2ConTroller/DDR2ConTroller_summary.html
ddr2/DDR2ConTroller/DDR2ConTroller_summary.xml
ddr2/DDR2ConTroller/DDR2ConTroller_tap_dly.v
ddr2/DDR2ConTroller/DDR2ConTroller_test_bench_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_top_0.v
ddr2/DDR2ConTroller/DDR2ConTroller_usage.xml
ddr2/DDR2ConTroller/DDR2ConTroller_wr_gray_cntr.v
ddr2/DDR2ConTroller/DDR2ConTroller_xst.xrpt
ddr2/DDR2ConTroller/ipcore_dir/coregen.cgp
ddr2/DDR2ConTroller/ipcore_dir/coregen.log
ddr2/DDR2ConTroller/ipcore_dir/create_DDR2ConTroller.tcl
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/768c.pdf
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/adr_cntrl_timing_0.xls
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/read_data_timing_0.xls
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/ug086.pdf
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/write_data_timing_0.xls
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/docs/xapp454_sp3.url
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/datasheet.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/log.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/mig.prj
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/create_ise.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/DDR2ConTroller.ucf
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/icon_coregen.xco
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/ila_coregen.xco
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/ise_flow.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/ise_run.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/makeproj.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/mem_interface_top.ut
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/readme.txt
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/rem_files.bat
ddr2/DDR2ConTroller/ipcore_dir/DDR2ConTroller/example_design/par/set_ise_prop.tcl
ddr2/DDR2ConTroller/ipcore_
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.