利用有限状态机实现一般时序逻辑分析的方法；

进掌握用Verilog编写的有限状态机的标准模板-Finite state machine to achieve general sequential logic analysis method　into the grasp of finite state machines using Verilog standard template